WCET derivation under single core equivalence with explicit memory budget assignment

Renato Mancuso, Rodolfo Pellizzoni, Neriman Tokcan, Marco Caccamo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In the last decade there has been a steady uptrend in the popularity of embedded multi-core platforms. This represents a turning point in the theory and implementation of real-time systems. From a real-time standpoint, however, the extensive sharing of hardware resources (e.g. caches, DRAM subsystem, I/O channels) represents a major source of unpredictability. Budget-based memory regulation (throttling) has been extensively studied to enforce a strict partitioning of the DRAM subsystem's bandwidth. The common approach to analyze a task under memory bandwidth regulation is to consider the budget of the core where the task is executing, and assume the worst-case about the remaining cores' budgets. In this work, we propose a novel analysis strategy to derive the WCET of a task under memory bandwidth regulation that takes into account the exact distribution of memory budgets to cores. In this sense, the proposed analysis represents a generalization of approaches that consider (i) even budget distribution across cores; and (ii) uneven but unknown (except for the core under analysis) budget assignment. By exploiting the additional piece of information, we show that it is possible to derive a more accurate WCET estimation. Our evaluations highlight that the proposed technique can reduce overestimation by 30% in average, and up to 60%, compared to the state of the art.

Original languageEnglish (US)
Title of host publication29th Euromicro Conference on Real-Time Systems, ECRTS 2017
EditorsMarko Bertogna
PublisherSchloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing
Pages31-323
Number of pages293
ISBN (Electronic)9783959770378
DOIs
StatePublished - Jun 1 2017
Event29th Euromicro Conference on Real-Time Systems, ECRTS 2017 - Dubrovnik, Croatia
Duration: Jun 28 2017Jun 30 2017

Publication series

NameLeibniz International Proceedings in Informatics, LIPIcs
Volume76
ISSN (Print)1868-8969

Other

Other29th Euromicro Conference on Real-Time Systems, ECRTS 2017
CountryCroatia
CityDubrovnik
Period6/28/176/30/17

Keywords

  • Certification
  • Dram management
  • Real-time multicore
  • Single-core equivalence
  • WCET

ASJC Scopus subject areas

  • Software

Fingerprint Dive into the research topics of 'WCET derivation under single core equivalence with explicit memory budget assignment'. Together they form a unique fingerprint.

Cite this