Voltage clamping requirements for ESD protection of inputs in 90nm CMOS technology

Jeffrey Lee, Elyse Rosenbaum

Research output: Contribution to journalConference articlepeer-review

Fingerprint

Dive into the research topics of 'Voltage clamping requirements for ESD protection of inputs in 90nm CMOS technology'. Together they form a unique fingerprint.

Engineering & Materials Science