VLSI implementation of a low-energy soft digital filter

Rajamohana Hegde, Naresh R Shanbhag

Research output: Contribution to journalArticlepeer-review


In this paper, we present a VLSI implementation of an energy-efficient digital filtering algorithm developed using the soft DSP framework. Soft DSP refers to overscaling the supply voltage without sacrificing speed and employing algorithmic error-control to restore the resulting performance degradation. It is shown that delay imbalance at the circuit level inherent in existing arithmetic structures result in improved energy savings with marginal degradation in performance. The proposed scheme implemented in 0.35 μm TSMC technology provides an overall energy savings of up to 76% with performance degradation of less than 1dB in the signal-to-noise ratio (SNRo) at the filter output.

Original languageEnglish (US)
Pages (from-to)437-446
Number of pages10
JournalIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
StatePublished - 2000

ASJC Scopus subject areas

  • Engineering(all)


Dive into the research topics of 'VLSI implementation of a low-energy soft digital filter'. Together they form a unique fingerprint.

Cite this