VLSI COMBINING NETWORK FOR THE NYU ULTRACOMPUTER.

Susan Dickey, Richard Kenner, Marc Snir, Jon Solworth

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The NYU Ultracomputer architecture, a shared-memory MIMD parallel machine composed of thousands of processing elements, requires a high-performance interconnection network to approximate the ideal behavior of J. T. Schwartz's paracomputer model (1980) and to implement the fetch-and-add synchronization primitive efficiently. The authors describe the routing scheme and protocols for an enhanced message switching network and a VLSI implementation of a network node. Systolic queues at each node combine accesses to the same memory location by different processing elements allowing them to be performed in the same memory cycle. There have been encouraging results to date toward the goal of attaining network latency comparable with memory access times.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages110-113
Number of pages4
ISBN (Print)0818606428
StatePublished - Dec 1 1985
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'VLSI COMBINING NETWORK FOR THE NYU ULTRACOMPUTER.'. Together they form a unique fingerprint.

  • Cite this

    Dickey, S., Kenner, R., Snir, M., & Solworth, J. (1985). VLSI COMBINING NETWORK FOR THE NYU ULTRACOMPUTER. In Unknown Host Publication Title (pp. 110-113). IEEE.