Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory

Lee Baugh, Naveen Neelakantam, Craig Zilles

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We demonstrate how fine-grained memory protection can be used in support of transactional memory systems: first showing how a software transactional memory system (STM) can be made strongly atomic by using memory protection on transactionally-held state, then showing how such a strongly-atomic STM can be used with a bounded hardware TM system to build a hybrid TM system in which zero-overhead hardware transactions may safely run concurrently with potentially-conflicting software transactions. We experimentally demonstrate how this hybrid TM organization avoids the common-case overheads associated with previous hybrid TM proposals, achieving performance rivaling an unbounded HTM system without the hardware complexity of ensuring completion of arbitrary transactions in hardware. As part of our findings, we identify key policies regarding contention management within and across the hardware and software TM components that are key to achieving robust performance with a hybrid TM.

Original languageEnglish (US)
Title of host publicationISCA 2008, Proceedings - 35th International Symposium on Computer Architecture
Pages115-126
Number of pages12
DOIs
StatePublished - Oct 1 2008
EventISCA 2008, 35th International Symposium on Computer Architecture - Beijing, China
Duration: Jun 21 2008Jun 25 2008

Publication series

NameProceedings - International Symposium on Computer Architecture
ISSN (Print)1063-6897

Other

OtherISCA 2008, 35th International Symposium on Computer Architecture
CountryChina
CityBeijing
Period6/21/086/25/08

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory'. Together they form a unique fingerprint.

  • Cite this

    Baugh, L., Neelakantam, N., & Zilles, C. (2008). Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory. In ISCA 2008, Proceedings - 35th International Symposium on Computer Architecture (pp. 115-126). [4556720] (Proceedings - International Symposium on Computer Architecture). https://doi.org/10.1109/ISCA.2008.34