Turbo decoder architectures for low-density parity-check codes

Mohammad M. Mansour, Naresh R Shanbhag

Research output: Contribution to conferencePaper

Abstract

Turbo decoding of low-density parity-check (LDPC) and generalized low-density (GLD) codes and the corresponding decoder architectures are considered. A regular (c, r)-LDPC code of length n is viewed as the intersection of c interleaved super-codes where each super-code is the direct sum of n/r independent single parity-check sub-codes. Extensions to GLD codes simply utilize more powerful sub-codes. The turbo decoding schedule is employed to decode LDPC and GLD codes using constituent soft-input soft-output (SISO) decoders that communicate through c interleaves. The proposed schedule exhibits a faster convergence behavior, and hence lower decoding latency, than the commonly employed two-phase schedule, and has a reduced memory requirement that is a function of the number of super-codes. The performance of the turbo decoding schedule is evaluated through simulations over an AWGN channel.

Original languageEnglish (US)
Pages1383-1388
Number of pages6
StatePublished - Dec 1 2002
EventGLOBECOM'02 - IEEE Global Telecommunications Conference - Taipei, Taiwan, Province of China
Duration: Nov 17 2002Nov 21 2002

Other

OtherGLOBECOM'02 - IEEE Global Telecommunications Conference
CountryTaiwan, Province of China
CityTaipei
Period11/17/0211/21/02

Fingerprint

Decoding
Data storage equipment
code
simulation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Global and Planetary Change

Cite this

Mansour, M. M., & Shanbhag, N. R. (2002). Turbo decoder architectures for low-density parity-check codes. 1383-1388. Paper presented at GLOBECOM'02 - IEEE Global Telecommunications Conference, Taipei, Taiwan, Province of China.

Turbo decoder architectures for low-density parity-check codes. / Mansour, Mohammad M.; Shanbhag, Naresh R.

2002. 1383-1388 Paper presented at GLOBECOM'02 - IEEE Global Telecommunications Conference, Taipei, Taiwan, Province of China.

Research output: Contribution to conferencePaper

Mansour, MM & Shanbhag, NR 2002, 'Turbo decoder architectures for low-density parity-check codes', Paper presented at GLOBECOM'02 - IEEE Global Telecommunications Conference, Taipei, Taiwan, Province of China, 11/17/02 - 11/21/02 pp. 1383-1388.
Mansour MM, Shanbhag NR. Turbo decoder architectures for low-density parity-check codes. 2002. Paper presented at GLOBECOM'02 - IEEE Global Telecommunications Conference, Taipei, Taiwan, Province of China.
Mansour, Mohammad M. ; Shanbhag, Naresh R. / Turbo decoder architectures for low-density parity-check codes. Paper presented at GLOBECOM'02 - IEEE Global Telecommunications Conference, Taipei, Taiwan, Province of China.6 p.
@conference{9e8b0692ad024913989290cba1b9d82e,
title = "Turbo decoder architectures for low-density parity-check codes",
abstract = "Turbo decoding of low-density parity-check (LDPC) and generalized low-density (GLD) codes and the corresponding decoder architectures are considered. A regular (c, r)-LDPC code of length n is viewed as the intersection of c interleaved super-codes where each super-code is the direct sum of n/r independent single parity-check sub-codes. Extensions to GLD codes simply utilize more powerful sub-codes. The turbo decoding schedule is employed to decode LDPC and GLD codes using constituent soft-input soft-output (SISO) decoders that communicate through c interleaves. The proposed schedule exhibits a faster convergence behavior, and hence lower decoding latency, than the commonly employed two-phase schedule, and has a reduced memory requirement that is a function of the number of super-codes. The performance of the turbo decoding schedule is evaluated through simulations over an AWGN channel.",
author = "Mansour, {Mohammad M.} and Shanbhag, {Naresh R}",
year = "2002",
month = "12",
day = "1",
language = "English (US)",
pages = "1383--1388",
note = "GLOBECOM'02 - IEEE Global Telecommunications Conference ; Conference date: 17-11-2002 Through 21-11-2002",

}

TY - CONF

T1 - Turbo decoder architectures for low-density parity-check codes

AU - Mansour, Mohammad M.

AU - Shanbhag, Naresh R

PY - 2002/12/1

Y1 - 2002/12/1

N2 - Turbo decoding of low-density parity-check (LDPC) and generalized low-density (GLD) codes and the corresponding decoder architectures are considered. A regular (c, r)-LDPC code of length n is viewed as the intersection of c interleaved super-codes where each super-code is the direct sum of n/r independent single parity-check sub-codes. Extensions to GLD codes simply utilize more powerful sub-codes. The turbo decoding schedule is employed to decode LDPC and GLD codes using constituent soft-input soft-output (SISO) decoders that communicate through c interleaves. The proposed schedule exhibits a faster convergence behavior, and hence lower decoding latency, than the commonly employed two-phase schedule, and has a reduced memory requirement that is a function of the number of super-codes. The performance of the turbo decoding schedule is evaluated through simulations over an AWGN channel.

AB - Turbo decoding of low-density parity-check (LDPC) and generalized low-density (GLD) codes and the corresponding decoder architectures are considered. A regular (c, r)-LDPC code of length n is viewed as the intersection of c interleaved super-codes where each super-code is the direct sum of n/r independent single parity-check sub-codes. Extensions to GLD codes simply utilize more powerful sub-codes. The turbo decoding schedule is employed to decode LDPC and GLD codes using constituent soft-input soft-output (SISO) decoders that communicate through c interleaves. The proposed schedule exhibits a faster convergence behavior, and hence lower decoding latency, than the commonly employed two-phase schedule, and has a reduced memory requirement that is a function of the number of super-codes. The performance of the turbo decoding schedule is evaluated through simulations over an AWGN channel.

UR - http://www.scopus.com/inward/record.url?scp=0036971714&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036971714&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0036971714

SP - 1383

EP - 1388

ER -