Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology

Qiang Ma, Hongbo Zhang, Martin D.F. Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As technology continues to scale to 14nm node, Double Patterning Lithography (DPL) is pushed to near its limit. Triple Patterning Lithography (TPL) is a considerable and natural extension along the paradigm of DPL. With an extra mask to accommodate the features, TPL can be used to eliminate the unresolvable conflicts and minimize the number of stitches, which are pervasive in DPL process, and thus smoothen the layout decomposition step. Considering TPL during routing stage explores a larger solution space and can further improve the layout decomposability. In this paper, we propose the first triple patterning aware detailed routing scheme, and compare its performance with the double patterning version in 14nm node. Experimental results show that, using TPL, the conflicts can be resolved much more easily and the stitches can be significantly reduced in contrast to DPL.

Original languageEnglish (US)
Title of host publicationProceedings of the 49th Annual Design Automation Conference, DAC '12
Pages591-596
Number of pages6
DOIs
StatePublished - Jul 11 2012
Event49th Annual Design Automation Conference, DAC '12 - San Francisco, CA, United States
Duration: Jun 3 2012Jun 7 2012

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Other

Other49th Annual Design Automation Conference, DAC '12
CountryUnited States
CitySan Francisco, CA
Period6/3/126/7/12

Fingerprint

Double Patterning
Patterning
Lithography
Routing
Layout
Large Solutions
Decomposability
Natural Extension
Vertex of a graph
Mask
Masks
Eliminate
Continue
Paradigm
Decomposition
Minimise
Decompose
Experimental Results

Keywords

  • 14nm technology
  • double patterning aware routing
  • maze routing
  • triple patterning aware routing

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Ma, Q., Zhang, H., & Wong, M. D. F. (2012). Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology. In Proceedings of the 49th Annual Design Automation Conference, DAC '12 (pp. 591-596). (Proceedings - Design Automation Conference). https://doi.org/10.1145/2228360.2228468

Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology. / Ma, Qiang; Zhang, Hongbo; Wong, Martin D.F.

Proceedings of the 49th Annual Design Automation Conference, DAC '12. 2012. p. 591-596 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ma, Q, Zhang, H & Wong, MDF 2012, Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology. in Proceedings of the 49th Annual Design Automation Conference, DAC '12. Proceedings - Design Automation Conference, pp. 591-596, 49th Annual Design Automation Conference, DAC '12, San Francisco, CA, United States, 6/3/12. https://doi.org/10.1145/2228360.2228468
Ma Q, Zhang H, Wong MDF. Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology. In Proceedings of the 49th Annual Design Automation Conference, DAC '12. 2012. p. 591-596. (Proceedings - Design Automation Conference). https://doi.org/10.1145/2228360.2228468
Ma, Qiang ; Zhang, Hongbo ; Wong, Martin D.F. / Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology. Proceedings of the 49th Annual Design Automation Conference, DAC '12. 2012. pp. 591-596 (Proceedings - Design Automation Conference).
@inproceedings{7e79eb4adb744bb48005e0a88b01cf8f,
title = "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology",
abstract = "As technology continues to scale to 14nm node, Double Patterning Lithography (DPL) is pushed to near its limit. Triple Patterning Lithography (TPL) is a considerable and natural extension along the paradigm of DPL. With an extra mask to accommodate the features, TPL can be used to eliminate the unresolvable conflicts and minimize the number of stitches, which are pervasive in DPL process, and thus smoothen the layout decomposition step. Considering TPL during routing stage explores a larger solution space and can further improve the layout decomposability. In this paper, we propose the first triple patterning aware detailed routing scheme, and compare its performance with the double patterning version in 14nm node. Experimental results show that, using TPL, the conflicts can be resolved much more easily and the stitches can be significantly reduced in contrast to DPL.",
keywords = "14nm technology, double patterning aware routing, maze routing, triple patterning aware routing",
author = "Qiang Ma and Hongbo Zhang and Wong, {Martin D.F.}",
year = "2012",
month = "7",
day = "11",
doi = "10.1145/2228360.2228468",
language = "English (US)",
isbn = "9781450311991",
series = "Proceedings - Design Automation Conference",
pages = "591--596",
booktitle = "Proceedings of the 49th Annual Design Automation Conference, DAC '12",

}

TY - GEN

T1 - Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology

AU - Ma, Qiang

AU - Zhang, Hongbo

AU - Wong, Martin D.F.

PY - 2012/7/11

Y1 - 2012/7/11

N2 - As technology continues to scale to 14nm node, Double Patterning Lithography (DPL) is pushed to near its limit. Triple Patterning Lithography (TPL) is a considerable and natural extension along the paradigm of DPL. With an extra mask to accommodate the features, TPL can be used to eliminate the unresolvable conflicts and minimize the number of stitches, which are pervasive in DPL process, and thus smoothen the layout decomposition step. Considering TPL during routing stage explores a larger solution space and can further improve the layout decomposability. In this paper, we propose the first triple patterning aware detailed routing scheme, and compare its performance with the double patterning version in 14nm node. Experimental results show that, using TPL, the conflicts can be resolved much more easily and the stitches can be significantly reduced in contrast to DPL.

AB - As technology continues to scale to 14nm node, Double Patterning Lithography (DPL) is pushed to near its limit. Triple Patterning Lithography (TPL) is a considerable and natural extension along the paradigm of DPL. With an extra mask to accommodate the features, TPL can be used to eliminate the unresolvable conflicts and minimize the number of stitches, which are pervasive in DPL process, and thus smoothen the layout decomposition step. Considering TPL during routing stage explores a larger solution space and can further improve the layout decomposability. In this paper, we propose the first triple patterning aware detailed routing scheme, and compare its performance with the double patterning version in 14nm node. Experimental results show that, using TPL, the conflicts can be resolved much more easily and the stitches can be significantly reduced in contrast to DPL.

KW - 14nm technology

KW - double patterning aware routing

KW - maze routing

KW - triple patterning aware routing

UR - http://www.scopus.com/inward/record.url?scp=84863542553&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863542553&partnerID=8YFLogxK

U2 - 10.1145/2228360.2228468

DO - 10.1145/2228360.2228468

M3 - Conference contribution

AN - SCOPUS:84863542553

SN - 9781450311991

T3 - Proceedings - Design Automation Conference

SP - 591

EP - 596

BT - Proceedings of the 49th Annual Design Automation Conference, DAC '12

ER -