Abstract
A trench isolation architecture for a low voltage (< 15 V), high frequency, complementary bipolar process technology has been developed. This technology features shallow and deep trench isolation with a minimum design rule of 1.0 μ, along with a zero encroachment deposited field oxide. Trench etch process results suggest a mechanism whereby, depending on the amount of exposed silicon, the plasma can either be considered `silicon deficient' or `oxygen deficient.' Black silicon formation during trench etching has been eliminated with an in-situ removal of the photoresist after the hardmask oxide has been defined. Terrain isolation process simulation results are shown to be more accurate in depicting actual wafer processing structures than Tsuprem-4. Initial bipolar device characteristics are reported that illustrate the integration of the introduced PlaTOx device isolation architecture. Realized f t/f max are 6.3/9.5 GHz for NPN, and 3.8/8.2 GHz for PNP transistors.
Original language | English (US) |
---|---|
Title of host publication | Proceedings of SPIE - The International Society for Optical Engineering |
Pages | 48-61 |
Number of pages | 14 |
Volume | 2875 |
DOIs | |
State | Published - 1996 |
Externally published | Yes |
Event | Microelectronic Device and Multilevel Interconnection Technology II - Austin, TX, USA Duration: Oct 16 1996 → Oct 17 1996 |
Other
Other | Microelectronic Device and Multilevel Interconnection Technology II |
---|---|
City | Austin, TX, USA |
Period | 10/16/96 → 10/17/96 |
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Condensed Matter Physics
- Computer Science Applications
- Applied Mathematics
- Electrical and Electronic Engineering