Tolerating cache-miss latency with multipass pipelines

Ronald D. Barnes, Shane Ryoo, Wen Mei W. Hwu

Research output: Contribution to journalArticlepeer-review


Multipass pipelining uses compile-time scheduling to exploit parallelism and persistent advance execution to achieve memory-latency tolerance, while maintaining the simplicity of an in-order design.

Original languageEnglish (US)
Pages (from-to)40-47
Number of pages8
JournalIEEE Micro
Issue number1
StatePublished - Jan 2006

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Tolerating cache-miss latency with multipass pipelines'. Together they form a unique fingerprint.

Cite this