Thermal via structural design in three-dimensional integrated circuits

Leslie Hwang, Kevin L. Lin, Martin D F Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

3D IC, a novel packaging technology, is heavily studied to realize improved performance with denser packaging and reduced wirelength. Despite numerous advantages, thermal management is the biggest bottleneck to realize device stacking technology. In this paper, we propose a thermal-aware physical design for three-dimensional integrated circuits (3D IC). We aim to mitigate localized hotspots to ensure functionality by adding thermal fin geometry to existing thermal through silicon via (TTSV). We analyze various ways to insert thermal fin for single TTSV as well as TTSV cluster designs with the goal of maximizing heat dissipation while minimizing the interference with routing and area consumption. An analytical model of a three-dimensional system is developed and a thermal resistance circuit is built for accurate and time-efficient 3D thermal analysis.

Original languageEnglish (US)
Title of host publicationProceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012
Pages103-108
Number of pages6
DOIs
StatePublished - Jul 16 2012
Event13th International Symposium on Quality Electronic Design, ISQED 2012 - Santa Clara, CA, United States
Duration: Mar 19 2012Mar 21 2012

Publication series

NameProceedings - International Symposium on Quality Electronic Design, ISQED
ISSN (Print)1948-3287
ISSN (Electronic)1948-3295

Other

Other13th International Symposium on Quality Electronic Design, ISQED 2012
CountryUnited States
CitySanta Clara, CA
Period3/19/123/21/12

Fingerprint

Structural design
Silicon
Packaging
Heat losses
Heat resistance
Temperature control
Thermoanalysis
Hot Temperature
Three dimensional integrated circuits
Analytical models
Geometry
Networks (circuits)

Keywords

  • 3D IC
  • TTSV
  • Thermal analysis
  • finite element analysis
  • thermal fin

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Hwang, L., Lin, K. L., & Wong, M. D. F. (2012). Thermal via structural design in three-dimensional integrated circuits. In Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012 (pp. 103-108). [6187481] (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2012.6187481

Thermal via structural design in three-dimensional integrated circuits. / Hwang, Leslie; Lin, Kevin L.; Wong, Martin D F.

Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012. 2012. p. 103-108 6187481 (Proceedings - International Symposium on Quality Electronic Design, ISQED).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hwang, L, Lin, KL & Wong, MDF 2012, Thermal via structural design in three-dimensional integrated circuits. in Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012., 6187481, Proceedings - International Symposium on Quality Electronic Design, ISQED, pp. 103-108, 13th International Symposium on Quality Electronic Design, ISQED 2012, Santa Clara, CA, United States, 3/19/12. https://doi.org/10.1109/ISQED.2012.6187481
Hwang L, Lin KL, Wong MDF. Thermal via structural design in three-dimensional integrated circuits. In Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012. 2012. p. 103-108. 6187481. (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2012.6187481
Hwang, Leslie ; Lin, Kevin L. ; Wong, Martin D F. / Thermal via structural design in three-dimensional integrated circuits. Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012. 2012. pp. 103-108 (Proceedings - International Symposium on Quality Electronic Design, ISQED).
@inproceedings{f8b346457b2b4ad8a10b814f61899b12,
title = "Thermal via structural design in three-dimensional integrated circuits",
abstract = "3D IC, a novel packaging technology, is heavily studied to realize improved performance with denser packaging and reduced wirelength. Despite numerous advantages, thermal management is the biggest bottleneck to realize device stacking technology. In this paper, we propose a thermal-aware physical design for three-dimensional integrated circuits (3D IC). We aim to mitigate localized hotspots to ensure functionality by adding thermal fin geometry to existing thermal through silicon via (TTSV). We analyze various ways to insert thermal fin for single TTSV as well as TTSV cluster designs with the goal of maximizing heat dissipation while minimizing the interference with routing and area consumption. An analytical model of a three-dimensional system is developed and a thermal resistance circuit is built for accurate and time-efficient 3D thermal analysis.",
keywords = "3D IC, TTSV, Thermal analysis, finite element analysis, thermal fin",
author = "Leslie Hwang and Lin, {Kevin L.} and Wong, {Martin D F}",
year = "2012",
month = "7",
day = "16",
doi = "10.1109/ISQED.2012.6187481",
language = "English (US)",
isbn = "9781467310369",
series = "Proceedings - International Symposium on Quality Electronic Design, ISQED",
pages = "103--108",
booktitle = "Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012",

}

TY - GEN

T1 - Thermal via structural design in three-dimensional integrated circuits

AU - Hwang, Leslie

AU - Lin, Kevin L.

AU - Wong, Martin D F

PY - 2012/7/16

Y1 - 2012/7/16

N2 - 3D IC, a novel packaging technology, is heavily studied to realize improved performance with denser packaging and reduced wirelength. Despite numerous advantages, thermal management is the biggest bottleneck to realize device stacking technology. In this paper, we propose a thermal-aware physical design for three-dimensional integrated circuits (3D IC). We aim to mitigate localized hotspots to ensure functionality by adding thermal fin geometry to existing thermal through silicon via (TTSV). We analyze various ways to insert thermal fin for single TTSV as well as TTSV cluster designs with the goal of maximizing heat dissipation while minimizing the interference with routing and area consumption. An analytical model of a three-dimensional system is developed and a thermal resistance circuit is built for accurate and time-efficient 3D thermal analysis.

AB - 3D IC, a novel packaging technology, is heavily studied to realize improved performance with denser packaging and reduced wirelength. Despite numerous advantages, thermal management is the biggest bottleneck to realize device stacking technology. In this paper, we propose a thermal-aware physical design for three-dimensional integrated circuits (3D IC). We aim to mitigate localized hotspots to ensure functionality by adding thermal fin geometry to existing thermal through silicon via (TTSV). We analyze various ways to insert thermal fin for single TTSV as well as TTSV cluster designs with the goal of maximizing heat dissipation while minimizing the interference with routing and area consumption. An analytical model of a three-dimensional system is developed and a thermal resistance circuit is built for accurate and time-efficient 3D thermal analysis.

KW - 3D IC

KW - TTSV

KW - Thermal analysis

KW - finite element analysis

KW - thermal fin

UR - http://www.scopus.com/inward/record.url?scp=84863691921&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863691921&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2012.6187481

DO - 10.1109/ISQED.2012.6187481

M3 - Conference contribution

AN - SCOPUS:84863691921

SN - 9781467310369

T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED

SP - 103

EP - 108

BT - Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012

ER -