Thermal placement for high-performance multichip modules

Kai Yuan Chao, Martin D F Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A placement scheme that considers both electrical performance requirements and thermal behavior for the high-performance multichip modules is described in this paper. Practical thermal models are used for placement of high-speed chips in multichip module packages under two different cooling environments: conduction cooling and convection cooling. Placement methods are modified to optimize conventional electrical performance and chip junction temperatures.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Conference on Computer Design
Subtitle of host publicationVLSI in Computers and Processors
Editors Anon
PublisherIEEE
Pages218-223
Number of pages6
StatePublished - 1995
Externally publishedYes
EventProceedings of the 1995 IEEE International Conference on Computer Design: VLSI in Computers & Processors - Austin, TX, USA
Duration: Oct 2 1995Oct 4 1995

Other

OtherProceedings of the 1995 IEEE International Conference on Computer Design: VLSI in Computers & Processors
CityAustin, TX, USA
Period10/2/9510/4/95

Fingerprint

Multichip modules
Cooling
Hot Temperature
Temperature

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Chao, K. Y., & Wong, M. D. F. (1995). Thermal placement for high-performance multichip modules. In Anon (Ed.), Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors (pp. 218-223). IEEE.

Thermal placement for high-performance multichip modules. / Chao, Kai Yuan; Wong, Martin D F.

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. ed. / Anon. IEEE, 1995. p. 218-223.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chao, KY & Wong, MDF 1995, Thermal placement for high-performance multichip modules. in Anon (ed.), Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE, pp. 218-223, Proceedings of the 1995 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Austin, TX, USA, 10/2/95.
Chao KY, Wong MDF. Thermal placement for high-performance multichip modules. In Anon, editor, Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE. 1995. p. 218-223
Chao, Kai Yuan ; Wong, Martin D F. / Thermal placement for high-performance multichip modules. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. editor / Anon. IEEE, 1995. pp. 218-223
@inproceedings{d74aa654532943b9aaea43249028c15c,
title = "Thermal placement for high-performance multichip modules",
abstract = "A placement scheme that considers both electrical performance requirements and thermal behavior for the high-performance multichip modules is described in this paper. Practical thermal models are used for placement of high-speed chips in multichip module packages under two different cooling environments: conduction cooling and convection cooling. Placement methods are modified to optimize conventional electrical performance and chip junction temperatures.",
author = "Chao, {Kai Yuan} and Wong, {Martin D F}",
year = "1995",
language = "English (US)",
pages = "218--223",
editor = "Anon",
booktitle = "Proceedings - IEEE International Conference on Computer Design",
publisher = "IEEE",

}

TY - GEN

T1 - Thermal placement for high-performance multichip modules

AU - Chao, Kai Yuan

AU - Wong, Martin D F

PY - 1995

Y1 - 1995

N2 - A placement scheme that considers both electrical performance requirements and thermal behavior for the high-performance multichip modules is described in this paper. Practical thermal models are used for placement of high-speed chips in multichip module packages under two different cooling environments: conduction cooling and convection cooling. Placement methods are modified to optimize conventional electrical performance and chip junction temperatures.

AB - A placement scheme that considers both electrical performance requirements and thermal behavior for the high-performance multichip modules is described in this paper. Practical thermal models are used for placement of high-speed chips in multichip module packages under two different cooling environments: conduction cooling and convection cooling. Placement methods are modified to optimize conventional electrical performance and chip junction temperatures.

UR - http://www.scopus.com/inward/record.url?scp=0029473781&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029473781&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0029473781

SP - 218

EP - 223

BT - Proceedings - IEEE International Conference on Computer Design

A2 - Anon, null

PB - IEEE

ER -