Thermal-driven analog placement considering device matching

Mark Po Hung Lin, Hongbo Zhang, Martin D.F. Wong, Yao Wen Chang

Research output: Contribution to journalArticle

Abstract

With the thermal effect, improper analog placements may degrade circuit performance because the thermal impact from power devices can affect electrical characteristics of the thermally-sensitive devices. There is not much previous work that considers the desired placement configuration between power and thermally-sensitive devices for a better thermal profile to reduce the thermally-induced mismatches. This paper first introduces the properties of a desired thermal profile for better thermal matching of the matched devices. It then presents a thermal-driven analog placement methodology to achieve the desired thermal profile and to consider the best device matching under the thermal profile while satisfying the symmetry and the common-centroid constraints. Experimental results based on real analog circuits show that the proposed approach can achieve the best analog circuit performance/accuracy with the least impact due to the thermal gradient, among existing works.

Original languageEnglish (US)
Article number5715604
Pages (from-to)325-336
Number of pages12
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume30
Issue number3
DOIs
StatePublished - Mar 1 2011

Fingerprint

Analog circuits
Hot Temperature
Thermal effects
Thermal gradients
Networks (circuits)

Keywords

  • Analog circuit
  • floorplanning
  • physical design
  • placement
  • thermal effect

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Thermal-driven analog placement considering device matching. / Lin, Mark Po Hung; Zhang, Hongbo; Wong, Martin D.F.; Chang, Yao Wen.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, No. 3, 5715604, 01.03.2011, p. 325-336.

Research output: Contribution to journalArticle

@article{7fc23f139ca141c5b8be16af2b9e61b8,
title = "Thermal-driven analog placement considering device matching",
abstract = "With the thermal effect, improper analog placements may degrade circuit performance because the thermal impact from power devices can affect electrical characteristics of the thermally-sensitive devices. There is not much previous work that considers the desired placement configuration between power and thermally-sensitive devices for a better thermal profile to reduce the thermally-induced mismatches. This paper first introduces the properties of a desired thermal profile for better thermal matching of the matched devices. It then presents a thermal-driven analog placement methodology to achieve the desired thermal profile and to consider the best device matching under the thermal profile while satisfying the symmetry and the common-centroid constraints. Experimental results based on real analog circuits show that the proposed approach can achieve the best analog circuit performance/accuracy with the least impact due to the thermal gradient, among existing works.",
keywords = "Analog circuit, floorplanning, physical design, placement, thermal effect",
author = "Lin, {Mark Po Hung} and Hongbo Zhang and Wong, {Martin D.F.} and Chang, {Yao Wen}",
year = "2011",
month = "3",
day = "1",
doi = "10.1109/TCAD.2010.2097308",
language = "English (US)",
volume = "30",
pages = "325--336",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Thermal-driven analog placement considering device matching

AU - Lin, Mark Po Hung

AU - Zhang, Hongbo

AU - Wong, Martin D.F.

AU - Chang, Yao Wen

PY - 2011/3/1

Y1 - 2011/3/1

N2 - With the thermal effect, improper analog placements may degrade circuit performance because the thermal impact from power devices can affect electrical characteristics of the thermally-sensitive devices. There is not much previous work that considers the desired placement configuration between power and thermally-sensitive devices for a better thermal profile to reduce the thermally-induced mismatches. This paper first introduces the properties of a desired thermal profile for better thermal matching of the matched devices. It then presents a thermal-driven analog placement methodology to achieve the desired thermal profile and to consider the best device matching under the thermal profile while satisfying the symmetry and the common-centroid constraints. Experimental results based on real analog circuits show that the proposed approach can achieve the best analog circuit performance/accuracy with the least impact due to the thermal gradient, among existing works.

AB - With the thermal effect, improper analog placements may degrade circuit performance because the thermal impact from power devices can affect electrical characteristics of the thermally-sensitive devices. There is not much previous work that considers the desired placement configuration between power and thermally-sensitive devices for a better thermal profile to reduce the thermally-induced mismatches. This paper first introduces the properties of a desired thermal profile for better thermal matching of the matched devices. It then presents a thermal-driven analog placement methodology to achieve the desired thermal profile and to consider the best device matching under the thermal profile while satisfying the symmetry and the common-centroid constraints. Experimental results based on real analog circuits show that the proposed approach can achieve the best analog circuit performance/accuracy with the least impact due to the thermal gradient, among existing works.

KW - Analog circuit

KW - floorplanning

KW - physical design

KW - placement

KW - thermal effect

UR - http://www.scopus.com/inward/record.url?scp=79951901420&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951901420&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2010.2097308

DO - 10.1109/TCAD.2010.2097308

M3 - Article

AN - SCOPUS:79951901420

VL - 30

SP - 325

EP - 336

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 3

M1 - 5715604

ER -