The twin-transistor noise-tolerant dynamic circuit technique

G. Balamurugan, N. R. Shanbhag

Research output: Contribution to journalArticlepeer-review

Abstract

This paper describes a new circuit technique for designing noise-tolerant dynamic logic. It is shown that voltage scaling aggravates the crosstalk noise problem and reduces circuit noise immunity, motivating the need for noise-tolerant circuit design. In a 0.35-μm CMOS technology and at a given supply voltage, the proposed technique provides an improvement in noise immunity of 1.8 × (for an AND gate) and 2.5 × (for an adder carry chain) over domino at the same speed. A multiply-accumulate circuit has been designed and fabricated using a 0.35-μm process to verify this technique. Experimental results indicate that the proposed technique provides a significant improvement in the noise immunity of dynamic circuits (>2.4 ×) with only a modest increase in power dissipation (15 %) and no loss in throughput.

Original languageEnglish (US)
Pages (from-to)273-280
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume36
Issue number2
DOIs
StatePublished - Feb 2001
Externally publishedYes

Keywords

  • CMOS integrated circuits
  • Crosstalk
  • Dynamic circuits
  • Noise
  • Noise-tolerant design

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'The twin-transistor noise-tolerant dynamic circuit technique'. Together they form a unique fingerprint.

Cite this