The Per-Unit-Length Capacitance Matrix of Flaring VLSI Packaging Interconnections

Ahmed A. Omer, Andreas C. Cangellaris, Mehdi M. Mechaik, John L. Prince

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, a three-dimensional capacitance calculator is used for the accurate calculation of the per-unit-length (PUL) capacitance matrix of flaring, multiple, coupled microstrip, and stripline interconnections. Properly constructed Green's functions that satisfy the boundary conditions at dielectric interfaces are implemented in order to minimize the number of unknowns involved in the numerical solution. Under the assumption that the longitudinal components of the electric and magnetic fields are negligible compared to the transverse ones, the PUL inductance matrix is also found from the inverse of the capacitance matrix calculated for the same conductor geometry in a uniform dielectric medium.

Original languageEnglish (US)
Pages (from-to)749-754
Number of pages6
JournalIEEE Transactions on Components, Hybrids, and Manufacturing Technology
Volume14
Issue number4
DOIs
StatePublished - Dec 1991
Externally publishedYes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Engineering(all)
  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'The Per-Unit-Length Capacitance Matrix of Flaring VLSI Packaging Interconnections'. Together they form a unique fingerprint.

Cite this