Abstract
There are a staggering number of design decisions that must be made to design a computer architecture. These are typically resolved using simulation techniques that use inputs composed of a set of traces of instructions taken from executing programs. These traces are collectively called the workload. The workload dictates the architectural-level design. The bottleneck in this architectural design process is the the detailed simulation. One solution that has is to limit the size of the workload used. Although this improves the speed of the design process, it limits the quality of the final design. Another approach is to use published results, yet little or no coherence exists between the workloads that one architecture researcher uses and those used by another. This paper argues that the correct solution to the computer architecture design process is a prototyping approach. In this approach, the initial design is selected using the workload itself. This design is an architectural prototype, specifying the high-level design decisions that are difficult to acquire via detailed simulation. These design decisions include what the mix of function units in the execution stage of the processor is and what the dimensions of the caches in the memory subsystem should be. This paper selects architectural prototypes by trading off accuracy in hardware simulation for an increase in usable workload size.
| Original language | English (US) |
|---|---|
| Title of host publication | Proceedings - 3rd International Workshop on Rapid System Prototyping |
| Subtitle of host publication | Shortening the Path from Specification to Prototype, RSP 1992 |
| Publisher | IEEE Computer Society |
| Pages | 161-170 |
| Number of pages | 10 |
| ISBN (Electronic) | 0818635207 |
| DOIs | |
| State | Published - Jan 1 1992 |
| Event | 3rd International Workshop on Rapid System Prototyping, RSP 1992 - Durham, United States Duration: Jun 23 1992 → Jun 25 1992 |
Publication series
| Name | Proceedings of the International Workshop on Rapid System Prototyping |
|---|---|
| Volume | 1992-January |
| ISSN (Print) | 1074-6005 |
Other
| Other | 3rd International Workshop on Rapid System Prototyping, RSP 1992 |
|---|---|
| Country | United States |
| City | Durham |
| Period | 6/23/92 → 6/25/92 |
Fingerprint
ASJC Scopus subject areas
- Computer Science(all)
Cite this
Systematic prototyping of superscalar computer architectures. / Conte, Thomas M.; Hwu, Wen-Mei W.
Proceedings - 3rd International Workshop on Rapid System Prototyping: Shortening the Path from Specification to Prototype, RSP 1992. IEEE Computer Society, 1992. p. 161-170 243910 (Proceedings of the International Workshop on Rapid System Prototyping; Vol. 1992-January).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
}
TY - GEN
T1 - Systematic prototyping of superscalar computer architectures
AU - Conte, Thomas M.
AU - Hwu, Wen-Mei W
PY - 1992/1/1
Y1 - 1992/1/1
N2 - There are a staggering number of design decisions that must be made to design a computer architecture. These are typically resolved using simulation techniques that use inputs composed of a set of traces of instructions taken from executing programs. These traces are collectively called the workload. The workload dictates the architectural-level design. The bottleneck in this architectural design process is the the detailed simulation. One solution that has is to limit the size of the workload used. Although this improves the speed of the design process, it limits the quality of the final design. Another approach is to use published results, yet little or no coherence exists between the workloads that one architecture researcher uses and those used by another. This paper argues that the correct solution to the computer architecture design process is a prototyping approach. In this approach, the initial design is selected using the workload itself. This design is an architectural prototype, specifying the high-level design decisions that are difficult to acquire via detailed simulation. These design decisions include what the mix of function units in the execution stage of the processor is and what the dimensions of the caches in the memory subsystem should be. This paper selects architectural prototypes by trading off accuracy in hardware simulation for an increase in usable workload size.
AB - There are a staggering number of design decisions that must be made to design a computer architecture. These are typically resolved using simulation techniques that use inputs composed of a set of traces of instructions taken from executing programs. These traces are collectively called the workload. The workload dictates the architectural-level design. The bottleneck in this architectural design process is the the detailed simulation. One solution that has is to limit the size of the workload used. Although this improves the speed of the design process, it limits the quality of the final design. Another approach is to use published results, yet little or no coherence exists between the workloads that one architecture researcher uses and those used by another. This paper argues that the correct solution to the computer architecture design process is a prototyping approach. In this approach, the initial design is selected using the workload itself. This design is an architectural prototype, specifying the high-level design decisions that are difficult to acquire via detailed simulation. These design decisions include what the mix of function units in the execution stage of the processor is and what the dimensions of the caches in the memory subsystem should be. This paper selects architectural prototypes by trading off accuracy in hardware simulation for an increase in usable workload size.
UR - http://www.scopus.com/inward/record.url?scp=84948760905&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84948760905&partnerID=8YFLogxK
U2 - 10.1109/IWRSP.1992.243910
DO - 10.1109/IWRSP.1992.243910
M3 - Conference contribution
AN - SCOPUS:84948760905
T3 - Proceedings of the International Workshop on Rapid System Prototyping
SP - 161
EP - 170
BT - Proceedings - 3rd International Workshop on Rapid System Prototyping
PB - IEEE Computer Society
ER -