System-level validation of systems-on-a-chip (SoC)

Hai Lin (Inventor), Deming Chen (Inventor), Keith A Campbell (Inventor), Subhasish Mitra (Inventor)

Research output: Patent


Disclosed are improved methods and structures for verifying integrated circuits and in particular systems-on-a-chip constructed therefrom. Our methods—which we call Quick Error Detection—Hardware (QED-H)—advantageously quickly detect and fix anomalies (bugs) within SoC hardware components—and in particular customized SoC hardware components that are not necessarily software programmable. Of further advantage, methods according to the present disclosure are compatible with existing Quick Error Detection (QED) techniques while being extensible to target software-programmable components as well. In sharp contrast to prior art methods, method(s) according to the present disclosure represent a new system validation methodology that builds validation checks in both software and hardware components seamlessly and systematically, thus enabling extremely quick error detection and localization for all digital components of the entire SoC advantageously producing productivity and time-to-market gains.
Original languageEnglish (US)
U.S. patent number10546079
StatePublished - Jan 28 2020


Dive into the research topics of 'System-level validation of systems-on-a-chip (SoC)'. Together they form a unique fingerprint.

Cite this