TY - JOUR
T1 - Surface roughness exacerbated performance degradation in silicon nanowire transistors
AU - Basu, D.
AU - Gilbert, M. J.
AU - Banerjee, S. K.
N1 - Copyright:
Copyright 2011 Elsevier B.V., All rights reserved.
PY - 2006
Y1 - 2006
N2 - Scaling of silicon devices is fast approaching the limit where a single gate will fail to retain an effective control over the channel region. Of the alternative devices being researched, silicon nanowire transistors (SNWTs) show great promise in terms of scalability, performance, and ease of fabrication. In this work, the authors present the results of self-consistent, three-dimensional fully quantum mechanical simulations of SNWTs to show the role of surface roughness (SR) on the device parameter variation of SNWTs. The authors find additional quantum interference to take place when SR is taken into account in addition to a discrete impurity distribution. Due to this, the variations of the SNWT operational parameters increase about their mean value, indicating a performance concern. However, it is also seen that the quantum interferences are dependent on the dopant locations to a large extent, and for devices with preferential dopant configurations, these effects can be overcome to obtain nearly ballistic behavior.
AB - Scaling of silicon devices is fast approaching the limit where a single gate will fail to retain an effective control over the channel region. Of the alternative devices being researched, silicon nanowire transistors (SNWTs) show great promise in terms of scalability, performance, and ease of fabrication. In this work, the authors present the results of self-consistent, three-dimensional fully quantum mechanical simulations of SNWTs to show the role of surface roughness (SR) on the device parameter variation of SNWTs. The authors find additional quantum interference to take place when SR is taken into account in addition to a discrete impurity distribution. Due to this, the variations of the SNWT operational parameters increase about their mean value, indicating a performance concern. However, it is also seen that the quantum interferences are dependent on the dopant locations to a large extent, and for devices with preferential dopant configurations, these effects can be overcome to obtain nearly ballistic behavior.
UR - http://www.scopus.com/inward/record.url?scp=33749345274&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33749345274&partnerID=8YFLogxK
U2 - 10.1116/1.2353846
DO - 10.1116/1.2353846
M3 - Article
AN - SCOPUS:33749345274
SN - 1071-1023
VL - 24
SP - 2424
EP - 2428
JO - Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures
JF - Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures
IS - 5
ER -