Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress

Tong Li, Ching Han Tsai, Elyse Rosenbaum, Sung Mo Kang

Research output: Contribution to journalArticlepeer-review

Abstract

In CMOS technologies, the layout and placement of devices and substrate contacts can have significant impact on the circuit's ESD (Electrostatic Discharge) performance due to their interactions through the common silicon substrate. To perform accurate circuit-level ESD simulation, a circuit model for the silicon substrate is needed. In this work, we propose a new substrate resistance network model. In addition, we provide a novel and accurate substrate resistance extractor iSREX (illinois Substrate Resistance EXtractor) using the 3D finite difference method. It takes into account the three-dimensional effects of the vertical substrate doping profile and the substrate contact placement. The usefulness of the proposed model and the resistance extractor for layout optimization is demonstrated with a case study.

Original languageEnglish (US)
Pages (from-to)281-289
Number of pages9
JournalElectrical Overstress/Electrostatic Discharge Symposium Proceedings
StatePublished - 1998

ASJC Scopus subject areas

  • Condensed Matter Physics

Fingerprint

Dive into the research topics of 'Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress'. Together they form a unique fingerprint.

Cite this