Stresses and fracture at the chip/underfill interface in flip-chip assemblies

Ji Eun Park, Iwona Jasiuk, Alek Zubelewicz

Research output: Contribution to journalArticlepeer-review


We study stresses and fracture due to temperature change in a flip-chip assembly at the chip/underfill interface for various thermo-mechanical properties of underfill and the device's geometry. We conduct our calculations numerically using a finite element method, and employ the J-integral approach and calculate the stress intensity factors for fracture analysis. We assume that all materials are linear elastic and isotropic, and properties are temperature independent. We use several simplified models of flip-chip devices, while neglecting C4 solder interconnects. We represent the devices as either bi-material strips or as three different types of a three-layer model.

Original languageEnglish (US)
Pages (from-to)44-52
Number of pages9
JournalJournal of Electronic Packaging, Transactions of the ASME
Issue number1
StatePublished - 2003
Externally publishedYes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Mechanics of Materials
  • Computer Science Applications
  • Electrical and Electronic Engineering


Dive into the research topics of 'Stresses and fracture at the chip/underfill interface in flip-chip assemblies'. Together they form a unique fingerprint.

Cite this