Strained germanium MOSFETs: Devices and process technology

  • A. Ritenour
  • , M. L. Lee
  • , N. Lu
  • , W. Bai
  • , S. Yu
  • , E. A. Fitzgerald
  • , D. L. Kwong
  • , D. A. Antoniadis

Research output: Contribution to conferencePaperpeer-review

Abstract

Germanium p-MOSFETs with a thin high-k dielectric (EOT∼ 1.6 nm) were fabricated on bulk Ge and epitaxial strained germanium-on-silicon substrates. These devices exhibited sub-90 mV/decade subthreshold swing and low gate leakage. The strained germanium p-MOSFETs showed 2X enhancement in hole mobility compared to silicon control devices, a 35% increase in mobility compared to similarly processed bulk germanium p-MOSFETs, and enhanced transconductance relative to bulk Ge p-MOSFETs.

Original languageEnglish (US)
Pages406-411
Number of pages6
StatePublished - 2004
Externally publishedYes
EventAdvanced Short-Time Thermal Processing for Si-Based CMOS Devices II - Proceedings of the International Symposium - San Antonio, TX, United States
Duration: May 10 2004May 12 2004

Other

OtherAdvanced Short-Time Thermal Processing for Si-Based CMOS Devices II - Proceedings of the International Symposium
Country/TerritoryUnited States
CitySan Antonio, TX
Period5/10/045/12/04

ASJC Scopus subject areas

  • General Engineering

Fingerprint

Dive into the research topics of 'Strained germanium MOSFETs: Devices and process technology'. Together they form a unique fingerprint.

Cite this