Still a fight to get it right

Verification in the era of machine learning

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We live in interesting times. Our systems have unprecedented levels of device integration. Analog and mixed signal components and devices form increasingly large parts of our designs built for low power and high flexibility. New architectures and models of computation that embrace variation like neuromorphic computing are a part of our horizon. Architectures specialized for neural networks and learning algorithms are being built as massive undertakings in contemporary industry as well as with hardware accelerators. Application specific hardware has seen a healthy resurgence for machine learning and vision applications. With all these innovations in architecture and design, how do we know if were getting them right? As designs get more complicated, the"price of the lunch" is paid by verification complexity. We have always aspired to build systems we dont know to check. That problem is going to get much more challenging for systems of the future. What does it mean to verify these massively integrated systems, with new features, new models of computation, non-Traditional architectures and new applications? How do we characterize, define, execute and sign off on the correctness of the most complex systems known to humans? This paper touches upon these questions and presents challenges in these systems of the future.

Original languageEnglish (US)
Title of host publication2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-8
Number of pages8
ISBN (Electronic)9781538615539
DOIs
StatePublished - Nov 28 2017
Event2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Washington, United States
Duration: Nov 8 2017Nov 9 2017

Publication series

Name2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings
Volume2017-January

Other

Other2017 IEEE International Conference on Rebooting Computing, ICRC 2017
CountryUnited States
CityWashington
Period11/8/1711/9/17

Fingerprint

machine learning
Learning systems
Hardware
hardware
Learning algorithms
Computer vision
Particle accelerators
Large scale systems
computer vision
Innovation
complex systems
learning
horizon
Neural networks
flexibility
accelerators
industries
analogs
Industry

ASJC Scopus subject areas

  • Atomic and Molecular Physics, and Optics
  • Statistical and Nonlinear Physics
  • Artificial Intelligence
  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Software

Cite this

Vasudevan, S. (2017). Still a fight to get it right: Verification in the era of machine learning. In 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings (pp. 1-8). (2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings; Vol. 2017-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICRC.2017.8123645

Still a fight to get it right : Verification in the era of machine learning. / Vasudevan, Shobha.

2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017. p. 1-8 (2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings; Vol. 2017-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Vasudevan, S 2017, Still a fight to get it right: Verification in the era of machine learning. in 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings. 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings, vol. 2017-January, Institute of Electrical and Electronics Engineers Inc., pp. 1-8, 2017 IEEE International Conference on Rebooting Computing, ICRC 2017, Washington, United States, 11/8/17. https://doi.org/10.1109/ICRC.2017.8123645
Vasudevan S. Still a fight to get it right: Verification in the era of machine learning. In 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1-8. (2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings). https://doi.org/10.1109/ICRC.2017.8123645
Vasudevan, Shobha. / Still a fight to get it right : Verification in the era of machine learning. 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1-8 (2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings).
@inproceedings{7117056c57184fb2823e8684cfbdcaf1,
title = "Still a fight to get it right: Verification in the era of machine learning",
abstract = "We live in interesting times. Our systems have unprecedented levels of device integration. Analog and mixed signal components and devices form increasingly large parts of our designs built for low power and high flexibility. New architectures and models of computation that embrace variation like neuromorphic computing are a part of our horizon. Architectures specialized for neural networks and learning algorithms are being built as massive undertakings in contemporary industry as well as with hardware accelerators. Application specific hardware has seen a healthy resurgence for machine learning and vision applications. With all these innovations in architecture and design, how do we know if were getting them right? As designs get more complicated, the{"}price of the lunch{"} is paid by verification complexity. We have always aspired to build systems we dont know to check. That problem is going to get much more challenging for systems of the future. What does it mean to verify these massively integrated systems, with new features, new models of computation, non-Traditional architectures and new applications? How do we characterize, define, execute and sign off on the correctness of the most complex systems known to humans? This paper touches upon these questions and presents challenges in these systems of the future.",
author = "Shobha Vasudevan",
year = "2017",
month = "11",
day = "28",
doi = "10.1109/ICRC.2017.8123645",
language = "English (US)",
series = "2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1--8",
booktitle = "2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings",
address = "United States",

}

TY - GEN

T1 - Still a fight to get it right

T2 - Verification in the era of machine learning

AU - Vasudevan, Shobha

PY - 2017/11/28

Y1 - 2017/11/28

N2 - We live in interesting times. Our systems have unprecedented levels of device integration. Analog and mixed signal components and devices form increasingly large parts of our designs built for low power and high flexibility. New architectures and models of computation that embrace variation like neuromorphic computing are a part of our horizon. Architectures specialized for neural networks and learning algorithms are being built as massive undertakings in contemporary industry as well as with hardware accelerators. Application specific hardware has seen a healthy resurgence for machine learning and vision applications. With all these innovations in architecture and design, how do we know if were getting them right? As designs get more complicated, the"price of the lunch" is paid by verification complexity. We have always aspired to build systems we dont know to check. That problem is going to get much more challenging for systems of the future. What does it mean to verify these massively integrated systems, with new features, new models of computation, non-Traditional architectures and new applications? How do we characterize, define, execute and sign off on the correctness of the most complex systems known to humans? This paper touches upon these questions and presents challenges in these systems of the future.

AB - We live in interesting times. Our systems have unprecedented levels of device integration. Analog and mixed signal components and devices form increasingly large parts of our designs built for low power and high flexibility. New architectures and models of computation that embrace variation like neuromorphic computing are a part of our horizon. Architectures specialized for neural networks and learning algorithms are being built as massive undertakings in contemporary industry as well as with hardware accelerators. Application specific hardware has seen a healthy resurgence for machine learning and vision applications. With all these innovations in architecture and design, how do we know if were getting them right? As designs get more complicated, the"price of the lunch" is paid by verification complexity. We have always aspired to build systems we dont know to check. That problem is going to get much more challenging for systems of the future. What does it mean to verify these massively integrated systems, with new features, new models of computation, non-Traditional architectures and new applications? How do we characterize, define, execute and sign off on the correctness of the most complex systems known to humans? This paper touches upon these questions and presents challenges in these systems of the future.

UR - http://www.scopus.com/inward/record.url?scp=85043481611&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85043481611&partnerID=8YFLogxK

U2 - 10.1109/ICRC.2017.8123645

DO - 10.1109/ICRC.2017.8123645

M3 - Conference contribution

T3 - 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings

SP - 1

EP - 8

BT - 2017 IEEE International Conference on Rebooting Computing, ICRC 2017 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -