Software Trace Cache

Alex Ramirez, Josep L. Larriba-Pey, Carlos Navarro, Josep Torrellas, Mateo Valero

Research output: Contribution to conferencePaper

Abstract

In this paper we address the important problem of instruction fetch for future wide issue superscalar processors. Our approach focuses on understanding the interaction between software and hardware techniques targeting an increase in the instruction fetch bandwidth. That is the objective, for instance, of the Hardware Trace Cache (HTC). We design a profile based code reordering technique which targets a maximization of the sequentiality of instructions, while still trying to minimize instruction cache misses. We call our software approach, Software Trace Cache (STC). We evaluate our software approach, and then compare it with the HTC and the combination of both techniques. Our results show that for large codes with few loops and deterministic execution sequences like databases and some SPEC-INT codes, the STC offers similar, or better, results than a HTC. Moreover, when combining the software and hardware approaches, we obtain encouraging results: the STC and a small HTC offer similar performance to a much larger HTC alone.

Original languageEnglish (US)
Pages119-126
Number of pages8
StatePublished - Jan 1 1999
Externally publishedYes
EventProceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99 - Rhodes, Greece
Duration: Jun 20 1999Jun 25 1999

Other

OtherProceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99
CityRhodes, Greece
Period6/20/996/25/99

Fingerprint

Hardware
Bandwidth

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Ramirez, A., Larriba-Pey, J. L., Navarro, C., Torrellas, J., & Valero, M. (1999). Software Trace Cache. 119-126. Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .

Software Trace Cache. / Ramirez, Alex; Larriba-Pey, Josep L.; Navarro, Carlos; Torrellas, Josep; Valero, Mateo.

1999. 119-126 Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .

Research output: Contribution to conferencePaper

Ramirez, A, Larriba-Pey, JL, Navarro, C, Torrellas, J & Valero, M 1999, 'Software Trace Cache' Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, 6/20/99 - 6/25/99, pp. 119-126.
Ramirez A, Larriba-Pey JL, Navarro C, Torrellas J, Valero M. Software Trace Cache. 1999. Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .
Ramirez, Alex ; Larriba-Pey, Josep L. ; Navarro, Carlos ; Torrellas, Josep ; Valero, Mateo. / Software Trace Cache. Paper presented at Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99, Rhodes, Greece, .8 p.
@conference{db77414ebc2d47a4a672113ad0a6c149,
title = "Software Trace Cache",
abstract = "In this paper we address the important problem of instruction fetch for future wide issue superscalar processors. Our approach focuses on understanding the interaction between software and hardware techniques targeting an increase in the instruction fetch bandwidth. That is the objective, for instance, of the Hardware Trace Cache (HTC). We design a profile based code reordering technique which targets a maximization of the sequentiality of instructions, while still trying to minimize instruction cache misses. We call our software approach, Software Trace Cache (STC). We evaluate our software approach, and then compare it with the HTC and the combination of both techniques. Our results show that for large codes with few loops and deterministic execution sequences like databases and some SPEC-INT codes, the STC offers similar, or better, results than a HTC. Moreover, when combining the software and hardware approaches, we obtain encouraging results: the STC and a small HTC offer similar performance to a much larger HTC alone.",
author = "Alex Ramirez and Larriba-Pey, {Josep L.} and Carlos Navarro and Josep Torrellas and Mateo Valero",
year = "1999",
month = "1",
day = "1",
language = "English (US)",
pages = "119--126",
note = "Proceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99 ; Conference date: 20-06-1999 Through 25-06-1999",

}

TY - CONF

T1 - Software Trace Cache

AU - Ramirez, Alex

AU - Larriba-Pey, Josep L.

AU - Navarro, Carlos

AU - Torrellas, Josep

AU - Valero, Mateo

PY - 1999/1/1

Y1 - 1999/1/1

N2 - In this paper we address the important problem of instruction fetch for future wide issue superscalar processors. Our approach focuses on understanding the interaction between software and hardware techniques targeting an increase in the instruction fetch bandwidth. That is the objective, for instance, of the Hardware Trace Cache (HTC). We design a profile based code reordering technique which targets a maximization of the sequentiality of instructions, while still trying to minimize instruction cache misses. We call our software approach, Software Trace Cache (STC). We evaluate our software approach, and then compare it with the HTC and the combination of both techniques. Our results show that for large codes with few loops and deterministic execution sequences like databases and some SPEC-INT codes, the STC offers similar, or better, results than a HTC. Moreover, when combining the software and hardware approaches, we obtain encouraging results: the STC and a small HTC offer similar performance to a much larger HTC alone.

AB - In this paper we address the important problem of instruction fetch for future wide issue superscalar processors. Our approach focuses on understanding the interaction between software and hardware techniques targeting an increase in the instruction fetch bandwidth. That is the objective, for instance, of the Hardware Trace Cache (HTC). We design a profile based code reordering technique which targets a maximization of the sequentiality of instructions, while still trying to minimize instruction cache misses. We call our software approach, Software Trace Cache (STC). We evaluate our software approach, and then compare it with the HTC and the combination of both techniques. Our results show that for large codes with few loops and deterministic execution sequences like databases and some SPEC-INT codes, the STC offers similar, or better, results than a HTC. Moreover, when combining the software and hardware approaches, we obtain encouraging results: the STC and a small HTC offer similar performance to a much larger HTC alone.

UR - http://www.scopus.com/inward/record.url?scp=0032645272&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032645272&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032645272

SP - 119

EP - 126

ER -