Software Trace Cache

Alex Ramirez, Josep L. Larriba-Pey, Carlos Navarro, Josep Torrellas, Mateo Valero

Research output: Contribution to conferencePaperpeer-review


In this paper we address the important problem of instruction fetch for future wide issue superscalar processors. Our approach focuses on understanding the interaction between software and hardware techniques targeting an increase in the instruction fetch bandwidth. That is the objective, for instance, of the Hardware Trace Cache (HTC). We design a profile based code reordering technique which targets a maximization of the sequentiality of instructions, while still trying to minimize instruction cache misses. We call our software approach, Software Trace Cache (STC). We evaluate our software approach, and then compare it with the HTC and the combination of both techniques. Our results show that for large codes with few loops and deterministic execution sequences like databases and some SPEC-INT codes, the STC offers similar, or better, results than a HTC. Moreover, when combining the software and hardware approaches, we obtain encouraging results: the STC and a small HTC offer similar performance to a much larger HTC alone.

Original languageEnglish (US)
Number of pages8
StatePublished - 1999
Externally publishedYes
EventProceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99 - Rhodes, Greece
Duration: Jun 20 1999Jun 25 1999


OtherProceedings of the 1999 13th ACM International Conference on Supercomputing, ICS'99
CityRhodes, Greece

ASJC Scopus subject areas

  • General Computer Science


Dive into the research topics of 'Software Trace Cache'. Together they form a unique fingerprint.

Cite this