Soft-Failures Induced by System-Level ESD

Nicholas A. Thomson, Yang Xiu, Elyse Rosenbaum

Research output: Contribution to journalArticle

Abstract

Hundreds of static discharges were directed to a circuit board containing a custom test chip, and the resulting soft-failures were recorded. The large time-derivative of the ESD current is the primary cause of soft-failures in this system. Magnetic coupling between traces and bondwires produces glitches at IO pins; the magnitude of these glitches is increased by the bounce of the on-chip supply net relative to the on-board supply. Additionally, logic upsets due to substrate current collection are observed when the equipment-under-test is tethered, i.e., when it has a low impedance path to Earth-ground.

Original languageEnglish (US)
Article number7851026
Pages (from-to)90-98
Number of pages9
JournalIEEE Transactions on Device and Materials Reliability
Volume17
Issue number1
DOIs
StatePublished - Mar 2017

Fingerprint

Magnetic couplings
Earth (planet)
Derivatives
Networks (circuits)
Substrates

Keywords

  • IEC 61000-4-2
  • ISO 10605
  • System-level ESD
  • functionalfailure
  • soft-failure
  • substrate current

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering

Cite this

Soft-Failures Induced by System-Level ESD. / Thomson, Nicholas A.; Xiu, Yang; Rosenbaum, Elyse.

In: IEEE Transactions on Device and Materials Reliability, Vol. 17, No. 1, 7851026, 03.2017, p. 90-98.

Research output: Contribution to journalArticle

Thomson, Nicholas A. ; Xiu, Yang ; Rosenbaum, Elyse. / Soft-Failures Induced by System-Level ESD. In: IEEE Transactions on Device and Materials Reliability. 2017 ; Vol. 17, No. 1. pp. 90-98.
@article{047f122c73394dcc85549398d5dbc416,
title = "Soft-Failures Induced by System-Level ESD",
abstract = "Hundreds of static discharges were directed to a circuit board containing a custom test chip, and the resulting soft-failures were recorded. The large time-derivative of the ESD current is the primary cause of soft-failures in this system. Magnetic coupling between traces and bondwires produces glitches at IO pins; the magnitude of these glitches is increased by the bounce of the on-chip supply net relative to the on-board supply. Additionally, logic upsets due to substrate current collection are observed when the equipment-under-test is tethered, i.e., when it has a low impedance path to Earth-ground.",
keywords = "IEC 61000-4-2, ISO 10605, System-level ESD, functionalfailure, soft-failure, substrate current",
author = "Thomson, {Nicholas A.} and Yang Xiu and Elyse Rosenbaum",
year = "2017",
month = "3",
doi = "10.1109/TDMR.2017.2667712",
language = "English (US)",
volume = "17",
pages = "90--98",
journal = "IEEE Transactions on Device and Materials Reliability",
issn = "1530-4388",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Soft-Failures Induced by System-Level ESD

AU - Thomson, Nicholas A.

AU - Xiu, Yang

AU - Rosenbaum, Elyse

PY - 2017/3

Y1 - 2017/3

N2 - Hundreds of static discharges were directed to a circuit board containing a custom test chip, and the resulting soft-failures were recorded. The large time-derivative of the ESD current is the primary cause of soft-failures in this system. Magnetic coupling between traces and bondwires produces glitches at IO pins; the magnitude of these glitches is increased by the bounce of the on-chip supply net relative to the on-board supply. Additionally, logic upsets due to substrate current collection are observed when the equipment-under-test is tethered, i.e., when it has a low impedance path to Earth-ground.

AB - Hundreds of static discharges were directed to a circuit board containing a custom test chip, and the resulting soft-failures were recorded. The large time-derivative of the ESD current is the primary cause of soft-failures in this system. Magnetic coupling between traces and bondwires produces glitches at IO pins; the magnitude of these glitches is increased by the bounce of the on-chip supply net relative to the on-board supply. Additionally, logic upsets due to substrate current collection are observed when the equipment-under-test is tethered, i.e., when it has a low impedance path to Earth-ground.

KW - IEC 61000-4-2

KW - ISO 10605

KW - System-level ESD

KW - functionalfailure

KW - soft-failure

KW - substrate current

UR - http://www.scopus.com/inward/record.url?scp=85017618579&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85017618579&partnerID=8YFLogxK

U2 - 10.1109/TDMR.2017.2667712

DO - 10.1109/TDMR.2017.2667712

M3 - Article

AN - SCOPUS:85017618579

VL - 17

SP - 90

EP - 98

JO - IEEE Transactions on Device and Materials Reliability

JF - IEEE Transactions on Device and Materials Reliability

SN - 1530-4388

IS - 1

M1 - 7851026

ER -