TY - GEN
T1 - SoC, NoC and hierarchical bus implementations of applications on FPGAS using the FCUDA flow
AU - Nguyen, Tan
AU - Cheny, Yao
AU - Rupnow, Kyle
AU - Gurumani, Swathi
AU - Chen, Deming
N1 - Publisher Copyright:
© 2016 IEEE.
PY - 2016/9/2
Y1 - 2016/9/2
N2 - The FCUDA project aims to improve programmability of FPGAS and expression of application parallelism in High Level Synthesis (HLS) through the use of the CUDA language. The CUDA language is a popular single-instruction multiple data (SIMD) style programming language with wide adoption, thus offering significant opportunity to bring experienced programmers to FPGA computing. The FCUDA project now has open-sourced the core CUDA to RTL transformation as well as the infrastructure for design space exploration, bus-based andNoC-based on-chip communications, and platform integration with Xilinx's SoC systems. In this paper, we present FCUDA's design space exploration, interconnect and platform integration to present guidelines for selecting system-level infrastructure for an application for the best implementation.
AB - The FCUDA project aims to improve programmability of FPGAS and expression of application parallelism in High Level Synthesis (HLS) through the use of the CUDA language. The CUDA language is a popular single-instruction multiple data (SIMD) style programming language with wide adoption, thus offering significant opportunity to bring experienced programmers to FPGA computing. The FCUDA project now has open-sourced the core CUDA to RTL transformation as well as the infrastructure for design space exploration, bus-based andNoC-based on-chip communications, and platform integration with Xilinx's SoC systems. In this paper, we present FCUDA's design space exploration, interconnect and platform integration to present guidelines for selecting system-level infrastructure for an application for the best implementation.
UR - http://www.scopus.com/inward/record.url?scp=84988977354&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84988977354&partnerID=8YFLogxK
U2 - 10.1109/ISVLSI.2016.131
DO - 10.1109/ISVLSI.2016.131
M3 - Conference contribution
AN - SCOPUS:84988977354
T3 - Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
SP - 661
EP - 666
BT - Proceedings - IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016
PB - IEEE Computer Society
T2 - 15th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2016
Y2 - 11 July 2016 through 13 July 2016
ER -