Simulated Fault Injection: A Methodology to Evaluate Fault Tolerant Microprocessor Architectures

Gwan S. Choi, Ravishankar K. Iyer, Victor A. Carreno

Research output: Contribution to journal › Article › peer-review

Fingerprint

Dive into the research topics of 'Simulated Fault Injection: A Methodology to Evaluate Fault Tolerant Microprocessor Architectures'. Together they form a unique fingerprint.

Engineering & Materials Science