Scalable, accurate multicore simulation in the 1000-core era

Mieszko Lis, Pengju Ren, Myong Hyon Cho, Keun Sup Shim, Christopher W. Fletcher, Omer Khan, Srinivas Devadas

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present HORNET, a parallel, highly configurable, cycle-level multicore simulator based on an ingress-queued worm-hole router NoC architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization; while preserving functional accuracy, this permits tradeoffs between perfect timing accuracy and high speed with very good accuracy. When run on 6 separate physical cores on a single die, speedups can exceed a factor of over 5, and when run on a two-die 12-core system with 2-way hyperthreading, speedups exceed 11x. Most hardware parameters are configurable, including memory hierarchy, interconnect geometry, bandwidth, crossbar dimensions, and parameters driving power and thermal effects. A highly parametrized table-based NoC design allows a variety of routing and virtual channel allocation algorithms out of the box, ranging from simple DOR routing to complex Valiant, ROMM, or PROM schemes, BSOR, and adaptive routing. HORNET can run in network-only mode using synthetic traffic or traces, directly emulate a MIPS-based multicore, or function as the memory subsystem for native applications executed under the Pin instrumentation tool. HORNET is freely available under the open-source MIT license at http://csg.csail.mit.edu/hornet/.

Original languageEnglish (US)
Title of host publicationISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software
Pages175-185
Number of pages11
DOIs
StatePublished - 2011
Externally publishedYes
EventIEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2011 - Austin, TX, United States
Duration: Apr 10 2011Apr 12 2011

Publication series

NameISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software

Other

OtherIEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2011
CountryUnited States
CityAustin, TX
Period4/10/114/12/11

ASJC Scopus subject areas

  • Software

Fingerprint Dive into the research topics of 'Scalable, accurate multicore simulation in the 1000-core era'. Together they form a unique fingerprint.

Cite this