Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm

Seyed Nematollah Ahmadyan, Jayanand Asok Kumar, Shobha Vasudevan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Because of complexity of analog circuits, their verification presents many challenges. We propose a runtime verification algorithm to verify design properties of nonlinear analog circuits. Our algorithm is based on performing exploratory simulations in the state-time space using the Time-augmented Rapidly Exploring Random Tree (TRRT) algorithm. The proposed runtime verification methodology consists of i) incremental construction of the TRRT to explore the state-time space and ii) use of an incremental online monitoring algorithm to check whether or not the incremented TRRT satisfies or violates specification properties at each iteration. In comparison to the Monte Carlo simulations, for providing the same state-space coverage, we utilize a logarithmic order of memory and time.

Original languageEnglish (US)
Title of host publicationProceedings - Design, Automation and Test in Europe, DATE 2013
Pages21-26
Number of pages6
StatePublished - Oct 21 2013
Event16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013 - Grenoble, France
Duration: Mar 18 2013Mar 22 2013

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591

Other

Other16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013
CountryFrance
CityGrenoble
Period3/18/133/22/13

Fingerprint

Analog circuits
Specifications
Data storage equipment
Monitoring

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ahmadyan, S. N., Kumar, J. A., & Vasudevan, S. (2013). Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm. In Proceedings - Design, Automation and Test in Europe, DATE 2013 (pp. 21-26). [6513465] (Proceedings -Design, Automation and Test in Europe, DATE).

Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm. / Ahmadyan, Seyed Nematollah; Kumar, Jayanand Asok; Vasudevan, Shobha.

Proceedings - Design, Automation and Test in Europe, DATE 2013. 2013. p. 21-26 6513465 (Proceedings -Design, Automation and Test in Europe, DATE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ahmadyan, SN, Kumar, JA & Vasudevan, S 2013, Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm. in Proceedings - Design, Automation and Test in Europe, DATE 2013., 6513465, Proceedings -Design, Automation and Test in Europe, DATE, pp. 21-26, 16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013, Grenoble, France, 3/18/13.
Ahmadyan SN, Kumar JA, Vasudevan S. Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm. In Proceedings - Design, Automation and Test in Europe, DATE 2013. 2013. p. 21-26. 6513465. (Proceedings -Design, Automation and Test in Europe, DATE).
Ahmadyan, Seyed Nematollah ; Kumar, Jayanand Asok ; Vasudevan, Shobha. / Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm. Proceedings - Design, Automation and Test in Europe, DATE 2013. 2013. pp. 21-26 (Proceedings -Design, Automation and Test in Europe, DATE).
@inproceedings{4ba8a106d4904d46a3a403fca4794882,
title = "Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm",
abstract = "Because of complexity of analog circuits, their verification presents many challenges. We propose a runtime verification algorithm to verify design properties of nonlinear analog circuits. Our algorithm is based on performing exploratory simulations in the state-time space using the Time-augmented Rapidly Exploring Random Tree (TRRT) algorithm. The proposed runtime verification methodology consists of i) incremental construction of the TRRT to explore the state-time space and ii) use of an incremental online monitoring algorithm to check whether or not the incremented TRRT satisfies or violates specification properties at each iteration. In comparison to the Monte Carlo simulations, for providing the same state-space coverage, we utilize a logarithmic order of memory and time.",
author = "Ahmadyan, {Seyed Nematollah} and Kumar, {Jayanand Asok} and Shobha Vasudevan",
year = "2013",
month = "10",
day = "21",
language = "English (US)",
isbn = "9783981537000",
series = "Proceedings -Design, Automation and Test in Europe, DATE",
pages = "21--26",
booktitle = "Proceedings - Design, Automation and Test in Europe, DATE 2013",

}

TY - GEN

T1 - Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm

AU - Ahmadyan, Seyed Nematollah

AU - Kumar, Jayanand Asok

AU - Vasudevan, Shobha

PY - 2013/10/21

Y1 - 2013/10/21

N2 - Because of complexity of analog circuits, their verification presents many challenges. We propose a runtime verification algorithm to verify design properties of nonlinear analog circuits. Our algorithm is based on performing exploratory simulations in the state-time space using the Time-augmented Rapidly Exploring Random Tree (TRRT) algorithm. The proposed runtime verification methodology consists of i) incremental construction of the TRRT to explore the state-time space and ii) use of an incremental online monitoring algorithm to check whether or not the incremented TRRT satisfies or violates specification properties at each iteration. In comparison to the Monte Carlo simulations, for providing the same state-space coverage, we utilize a logarithmic order of memory and time.

AB - Because of complexity of analog circuits, their verification presents many challenges. We propose a runtime verification algorithm to verify design properties of nonlinear analog circuits. Our algorithm is based on performing exploratory simulations in the state-time space using the Time-augmented Rapidly Exploring Random Tree (TRRT) algorithm. The proposed runtime verification methodology consists of i) incremental construction of the TRRT to explore the state-time space and ii) use of an incremental online monitoring algorithm to check whether or not the incremented TRRT satisfies or violates specification properties at each iteration. In comparison to the Monte Carlo simulations, for providing the same state-space coverage, we utilize a logarithmic order of memory and time.

UR - http://www.scopus.com/inward/record.url?scp=84885656490&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84885656490&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9783981537000

T3 - Proceedings -Design, Automation and Test in Europe, DATE

SP - 21

EP - 26

BT - Proceedings - Design, Automation and Test in Europe, DATE 2013

ER -