RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM.

Yale N. Patt, Stephen W. Melvin, Wen mei Hwu, Michael C. Shebanow, Chien Chen, Jiajuin We

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The VAX architecture is a popular ISP architecture that has been implemented in several different technologies targeted to a wide range of performance specifications. However, it has been argued that the VAX has specific characteristics which preclude a very high performance implementation. The authors have developed the HPS microarchitecture which is specifically intended for implementing very high performance computing engines. The model of execution is a restriction on fine granularity data flow. The authors concentrate on one particular aspect of an HPS implementation of the VAX architecture: the generation of HPS microinstructions (i. e. , data flow nodes) from a VAX instruction stream.

Original languageEnglish (US)
Title of host publicationMICRO
Subtitle of host publicationAnnual Microprogramming Workshop
PublisherIEEE
Pages75-81
Number of pages7
ISBN (Print)081860736X
StatePublished - Dec 1 1986
Externally publishedYes

Publication series

NameMICRO: Annual Microprogramming Workshop
ISSN (Print)0361-2163

Fingerprint

Engines
Specifications

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Patt, Y. N., Melvin, S. W., Hwu, W. M., Shebanow, M. C., Chen, C., & We, J. (1986). RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM. In MICRO: Annual Microprogramming Workshop (pp. 75-81). (MICRO: Annual Microprogramming Workshop). IEEE.

RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM. / Patt, Yale N.; Melvin, Stephen W.; Hwu, Wen mei; Shebanow, Michael C.; Chen, Chien; We, Jiajuin.

MICRO: Annual Microprogramming Workshop. IEEE, 1986. p. 75-81 (MICRO: Annual Microprogramming Workshop).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Patt, YN, Melvin, SW, Hwu, WM, Shebanow, MC, Chen, C & We, J 1986, RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM. in MICRO: Annual Microprogramming Workshop. MICRO: Annual Microprogramming Workshop, IEEE, pp. 75-81.
Patt YN, Melvin SW, Hwu WM, Shebanow MC, Chen C, We J. RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM. In MICRO: Annual Microprogramming Workshop. IEEE. 1986. p. 75-81. (MICRO: Annual Microprogramming Workshop).
Patt, Yale N. ; Melvin, Stephen W. ; Hwu, Wen mei ; Shebanow, Michael C. ; Chen, Chien ; We, Jiajuin. / RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM. MICRO: Annual Microprogramming Workshop. IEEE, 1986. pp. 75-81 (MICRO: Annual Microprogramming Workshop).
@inproceedings{560683f1a4e3466399835060eceac41e,
title = "RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM.",
abstract = "The VAX architecture is a popular ISP architecture that has been implemented in several different technologies targeted to a wide range of performance specifications. However, it has been argued that the VAX has specific characteristics which preclude a very high performance implementation. The authors have developed the HPS microarchitecture which is specifically intended for implementing very high performance computing engines. The model of execution is a restriction on fine granularity data flow. The authors concentrate on one particular aspect of an HPS implementation of the VAX architecture: the generation of HPS microinstructions (i. e. , data flow nodes) from a VAX instruction stream.",
author = "Patt, {Yale N.} and Melvin, {Stephen W.} and Hwu, {Wen mei} and Shebanow, {Michael C.} and Chien Chen and Jiajuin We",
year = "1986",
month = "12",
day = "1",
language = "English (US)",
isbn = "081860736X",
series = "MICRO: Annual Microprogramming Workshop",
publisher = "IEEE",
pages = "75--81",
booktitle = "MICRO",

}

TY - GEN

T1 - RUN-TIME GENERATION OF HPS MICROINSTRUCTIONS FROM A VAX INSTRUCTION STREAM.

AU - Patt, Yale N.

AU - Melvin, Stephen W.

AU - Hwu, Wen mei

AU - Shebanow, Michael C.

AU - Chen, Chien

AU - We, Jiajuin

PY - 1986/12/1

Y1 - 1986/12/1

N2 - The VAX architecture is a popular ISP architecture that has been implemented in several different technologies targeted to a wide range of performance specifications. However, it has been argued that the VAX has specific characteristics which preclude a very high performance implementation. The authors have developed the HPS microarchitecture which is specifically intended for implementing very high performance computing engines. The model of execution is a restriction on fine granularity data flow. The authors concentrate on one particular aspect of an HPS implementation of the VAX architecture: the generation of HPS microinstructions (i. e. , data flow nodes) from a VAX instruction stream.

AB - The VAX architecture is a popular ISP architecture that has been implemented in several different technologies targeted to a wide range of performance specifications. However, it has been argued that the VAX has specific characteristics which preclude a very high performance implementation. The authors have developed the HPS microarchitecture which is specifically intended for implementing very high performance computing engines. The model of execution is a restriction on fine granularity data flow. The authors concentrate on one particular aspect of an HPS implementation of the VAX architecture: the generation of HPS microinstructions (i. e. , data flow nodes) from a VAX instruction stream.

UR - http://www.scopus.com/inward/record.url?scp=0022909672&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022909672&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022909672

SN - 081860736X

T3 - MICRO: Annual Microprogramming Workshop

SP - 75

EP - 81

BT - MICRO

PB - IEEE

ER -