Run-time adaptive cache management

Teresa L. Johnson; Daniel A. Connors; Wen mei W. Hwu

Run-time adaptive cache management

Teresa L. Johnson, Daniel A. Connors, Wen mei W. Hwu

Research output: Contribution to journal › Conference article › peer-review

Abstract

Cache effectiveness should be improved to deal with long memory latencies, to utilize run-time adaptive cache management techniques, to optimize both performance and cost of implementation, and to increase data cache effectiveness for integer programs. A microarchitecture scheme where the hardware determines the data placement is presented based on dynamic referencing behavior. This scheme is fully compatible with instruction set architectures. Run-time adaptive cache management can significantly improve the overall performance of integer applications. The improvements are due to increased cache miss handling latencies.

Original language	English (US)
Pages (from-to)	774-775
Number of pages	2
Journal	Proceedings of the Hawaii International Conference on System Sciences
Volume	7
State	Published - Jan 1 1998
Event	Proceedings of the 1998 31st Annual Hawaii International Conference on System Sciences. Part 1 (of 7) - Big Island, HI, USA Duration: Jan 6 1998 → Jan 9 1998

ASJC Scopus subject areas

Computer Science(all)

Access to Document

Fingerprint Dive into the research topics of 'Run-time adaptive cache management'. Together they form a unique fingerprint.

Cite this

@article{5ea05c8a50a848fb847c9e421c9a915a,

title = "Run-time adaptive cache management",

abstract = "Cache effectiveness should be improved to deal with long memory latencies, to utilize run-time adaptive cache management techniques, to optimize both performance and cost of implementation, and to increase data cache effectiveness for integer programs. A microarchitecture scheme where the hardware determines the data placement is presented based on dynamic referencing behavior. This scheme is fully compatible with instruction set architectures. Run-time adaptive cache management can significantly improve the overall performance of integer applications. The improvements are due to increased cache miss handling latencies.",

author = "Johnson, {Teresa L.} and Connors, {Daniel A.} and Hwu, {Wen mei W.}",

year = "1998",

month = jan,

day = "1",

language = "English (US)",

volume = "7",

pages = "774--775",

journal = "Proceedings of the Hawaii International Conference on System Sciences",

issn = "1060-3425",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1998 31st Annual Hawaii International Conference on System Sciences. Part 1 (of 7) ; Conference date: 06-01-1998 Through 09-01-1998",

}

TY - JOUR

T1 - Run-time adaptive cache management

AU - Johnson, Teresa L.

AU - Connors, Daniel A.

AU - Hwu, Wen mei W.

PY - 1998/1/1

Y1 - 1998/1/1

N2 - Cache effectiveness should be improved to deal with long memory latencies, to utilize run-time adaptive cache management techniques, to optimize both performance and cost of implementation, and to increase data cache effectiveness for integer programs. A microarchitecture scheme where the hardware determines the data placement is presented based on dynamic referencing behavior. This scheme is fully compatible with instruction set architectures. Run-time adaptive cache management can significantly improve the overall performance of integer applications. The improvements are due to increased cache miss handling latencies.

AB - Cache effectiveness should be improved to deal with long memory latencies, to utilize run-time adaptive cache management techniques, to optimize both performance and cost of implementation, and to increase data cache effectiveness for integer programs. A microarchitecture scheme where the hardware determines the data placement is presented based on dynamic referencing behavior. This scheme is fully compatible with instruction set architectures. Run-time adaptive cache management can significantly improve the overall performance of integer applications. The improvements are due to increased cache miss handling latencies.

UR - http://www.scopus.com/inward/record.url?scp=0031607077&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031607077&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0031607077

VL - 7

SP - 774

EP - 775

JO - Proceedings of the Hawaii International Conference on System Sciences

JF - Proceedings of the Hawaii International Conference on System Sciences

SN - 1060-3425

T2 - Proceedings of the 1998 31st Annual Hawaii International Conference on System Sciences. Part 1 (of 7)

Y2 - 6 January 1998 through 9 January 1998

ER -