Resilient high-performance processors with spare RIBs

David J. Palframan, Nam Sung Kim, Mikko H. Lipasti

Research output: Contribution to journalArticlepeer-review


Resilience to defects and parametric variations is of the utmost concern for future technology generations. Traditional redundancy to repair defects, however, can incur performance penalties owing to multiplexing. This article presents a processor design that incorporates bit-sliced redundancy along the data path. This approach makes it possible to tolerate defects without hurting performance, because the same bit offset is left unused throughout the execution core. In addition, the authors use this approach to enhance performance by avoiding excessively slow critical paths created by random delay variations. Adding a single bit slice, for instance, can reduce the delay overhead of random process variations by 10 percent while providing fault tolerance for 15 percent of the execution core.

Original languageEnglish (US)
Article number6527888
Pages (from-to)26-34
Number of pages9
JournalIEEE Micro
Issue number4
StatePublished - 2013
Externally publishedYes


  • Spare RIBs
  • critical path
  • fault tolerance
  • hardware
  • performance
  • redundant design
  • reliability
  • within-die variation

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Resilient high-performance processors with spare RIBs'. Together they form a unique fingerprint.

Cite this