Residual stresses at cavity corners in silicon-on-insulator bonded wafers

T. W. Lin, O. Elkhatib, J. Makinen, M. Palokangas, H. T. Johnson, G. P. Horn

Research output: Contribution to journalArticle

Abstract

Uncontrolled residual stresses in both integrated circuit and micro-electro-mechanical system applications may affect device performance and reliability, making microscale experimental analysis of the residual stresses an essential part of process and quality control. This work studies the residual stresses generated from different processing parameters common in the manufacture of silicon-on-insulator wafers with buried cavities (cavity-SOI). The buried cavities can concentrate the residual stresses and generate localized mechanical failures. Infrared photoelasticity and optical profilometry are used here to analyze the stress state in wafers after each of several critical processing steps, each with different process parameters. It is found that the residual stresses associated with cavities in the bonded wafers may significantly increase depending upon the oxidation/etching steps and that the stress magnitude is dependent upon the particular etched cavity geometry. Process-dependent stress states and their generation mechanisms are explained for each processing step. The oxide layer grown on cavity sidewalls is found to significantly impact the residual stress at the cavity corners, with a strong dependence on buried oxide layer thickness. By selecting appropriate processing steps and parameters, the magnitude and orientation of the residual stress in the cavity-SOI wafers can be controlled to enhance reliability.

Original languageEnglish (US)
Article number095004
JournalJournal of Micromechanics and Microengineering
Volume23
Issue number9
DOIs
StatePublished - Sep 1 2013

Fingerprint

Silicon
Residual stresses
Processing
Oxides
Photoelasticity
Profilometry
Process control
Quality control
Integrated circuits
Etching
Infrared radiation
Oxidation
Geometry

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Mechanics of Materials
  • Mechanical Engineering
  • Electrical and Electronic Engineering

Cite this

Residual stresses at cavity corners in silicon-on-insulator bonded wafers. / Lin, T. W.; Elkhatib, O.; Makinen, J.; Palokangas, M.; Johnson, H. T.; Horn, G. P.

In: Journal of Micromechanics and Microengineering, Vol. 23, No. 9, 095004, 01.09.2013.

Research output: Contribution to journalArticle

Lin, T. W. ; Elkhatib, O. ; Makinen, J. ; Palokangas, M. ; Johnson, H. T. ; Horn, G. P. / Residual stresses at cavity corners in silicon-on-insulator bonded wafers. In: Journal of Micromechanics and Microengineering. 2013 ; Vol. 23, No. 9.
@article{609a0430a0484dedac33126dc3863e44,
title = "Residual stresses at cavity corners in silicon-on-insulator bonded wafers",
abstract = "Uncontrolled residual stresses in both integrated circuit and micro-electro-mechanical system applications may affect device performance and reliability, making microscale experimental analysis of the residual stresses an essential part of process and quality control. This work studies the residual stresses generated from different processing parameters common in the manufacture of silicon-on-insulator wafers with buried cavities (cavity-SOI). The buried cavities can concentrate the residual stresses and generate localized mechanical failures. Infrared photoelasticity and optical profilometry are used here to analyze the stress state in wafers after each of several critical processing steps, each with different process parameters. It is found that the residual stresses associated with cavities in the bonded wafers may significantly increase depending upon the oxidation/etching steps and that the stress magnitude is dependent upon the particular etched cavity geometry. Process-dependent stress states and their generation mechanisms are explained for each processing step. The oxide layer grown on cavity sidewalls is found to significantly impact the residual stress at the cavity corners, with a strong dependence on buried oxide layer thickness. By selecting appropriate processing steps and parameters, the magnitude and orientation of the residual stress in the cavity-SOI wafers can be controlled to enhance reliability.",
author = "Lin, {T. W.} and O. Elkhatib and J. Makinen and M. Palokangas and Johnson, {H. T.} and Horn, {G. P.}",
year = "2013",
month = "9",
day = "1",
doi = "10.1088/0960-1317/23/9/095004",
language = "English (US)",
volume = "23",
journal = "Journal of Micromechanics and Microengineering",
issn = "0960-1317",
publisher = "IOP Publishing Ltd.",
number = "9",

}

TY - JOUR

T1 - Residual stresses at cavity corners in silicon-on-insulator bonded wafers

AU - Lin, T. W.

AU - Elkhatib, O.

AU - Makinen, J.

AU - Palokangas, M.

AU - Johnson, H. T.

AU - Horn, G. P.

PY - 2013/9/1

Y1 - 2013/9/1

N2 - Uncontrolled residual stresses in both integrated circuit and micro-electro-mechanical system applications may affect device performance and reliability, making microscale experimental analysis of the residual stresses an essential part of process and quality control. This work studies the residual stresses generated from different processing parameters common in the manufacture of silicon-on-insulator wafers with buried cavities (cavity-SOI). The buried cavities can concentrate the residual stresses and generate localized mechanical failures. Infrared photoelasticity and optical profilometry are used here to analyze the stress state in wafers after each of several critical processing steps, each with different process parameters. It is found that the residual stresses associated with cavities in the bonded wafers may significantly increase depending upon the oxidation/etching steps and that the stress magnitude is dependent upon the particular etched cavity geometry. Process-dependent stress states and their generation mechanisms are explained for each processing step. The oxide layer grown on cavity sidewalls is found to significantly impact the residual stress at the cavity corners, with a strong dependence on buried oxide layer thickness. By selecting appropriate processing steps and parameters, the magnitude and orientation of the residual stress in the cavity-SOI wafers can be controlled to enhance reliability.

AB - Uncontrolled residual stresses in both integrated circuit and micro-electro-mechanical system applications may affect device performance and reliability, making microscale experimental analysis of the residual stresses an essential part of process and quality control. This work studies the residual stresses generated from different processing parameters common in the manufacture of silicon-on-insulator wafers with buried cavities (cavity-SOI). The buried cavities can concentrate the residual stresses and generate localized mechanical failures. Infrared photoelasticity and optical profilometry are used here to analyze the stress state in wafers after each of several critical processing steps, each with different process parameters. It is found that the residual stresses associated with cavities in the bonded wafers may significantly increase depending upon the oxidation/etching steps and that the stress magnitude is dependent upon the particular etched cavity geometry. Process-dependent stress states and their generation mechanisms are explained for each processing step. The oxide layer grown on cavity sidewalls is found to significantly impact the residual stress at the cavity corners, with a strong dependence on buried oxide layer thickness. By selecting appropriate processing steps and parameters, the magnitude and orientation of the residual stress in the cavity-SOI wafers can be controlled to enhance reliability.

UR - http://www.scopus.com/inward/record.url?scp=84884867623&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84884867623&partnerID=8YFLogxK

U2 - 10.1088/0960-1317/23/9/095004

DO - 10.1088/0960-1317/23/9/095004

M3 - Article

AN - SCOPUS:84884867623

VL - 23

JO - Journal of Micromechanics and Microengineering

JF - Journal of Micromechanics and Microengineering

SN - 0960-1317

IS - 9

M1 - 095004

ER -