TY - GEN
T1 - Reducing evaluation cost for circuit synthesis using active learning
AU - Guo, Tinghao
AU - Herber, Daniel R.
AU - Allison, James T.
N1 - Publisher Copyright:
Copyright © 2018 ASME.
PY - 2018
Y1 - 2018
N2 - In this article, an active learning strategy is introduced for reducing evaluation cost associated with system architecture design problems and is demonstrated using a circuit synthesis problem. While established circuit synthesis methods, such as efficient enumeration strategies and genetic algorithms (GAs), are available, evaluation of candidate architectures often requires computationally-expensive simulations, limiting the scale of solvable problems. Strategies are needed to explore architecture design spaces more efficiently, reducing the number of evaluations required to obtain good solutions. Active learning is a semi-supervised machine learning technique that constructs a predictive model. Here we use active learning to interactively query architecture data as a strategy to choose which candidate architectures to evaluate in a way that accelerates effective design search. Active learning is used to iteratively improve predictive model accuracy with strategically-selected training samples. The predictive model used here is an ensemble method, known as random forest. Several query strategies are compared. A circuit synthesis problem is used to test the active learning strategy; two complete data sets for this case study are available, aiding analysis. While active learning has been used for structured outputs, such as sequence labeling task, the interface between active learning and engineering design, particularly circuit synthesis, has not been well studied. The results indicate that active learning is a promising strategy in reducing the evaluation cost for the circuit synthesis problem, and provide insight into possible next steps for this general solution approach.
AB - In this article, an active learning strategy is introduced for reducing evaluation cost associated with system architecture design problems and is demonstrated using a circuit synthesis problem. While established circuit synthesis methods, such as efficient enumeration strategies and genetic algorithms (GAs), are available, evaluation of candidate architectures often requires computationally-expensive simulations, limiting the scale of solvable problems. Strategies are needed to explore architecture design spaces more efficiently, reducing the number of evaluations required to obtain good solutions. Active learning is a semi-supervised machine learning technique that constructs a predictive model. Here we use active learning to interactively query architecture data as a strategy to choose which candidate architectures to evaluate in a way that accelerates effective design search. Active learning is used to iteratively improve predictive model accuracy with strategically-selected training samples. The predictive model used here is an ensemble method, known as random forest. Several query strategies are compared. A circuit synthesis problem is used to test the active learning strategy; two complete data sets for this case study are available, aiding analysis. While active learning has been used for structured outputs, such as sequence labeling task, the interface between active learning and engineering design, particularly circuit synthesis, has not been well studied. The results indicate that active learning is a promising strategy in reducing the evaluation cost for the circuit synthesis problem, and provide insight into possible next steps for this general solution approach.
UR - http://www.scopus.com/inward/record.url?scp=85057063118&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85057063118&partnerID=8YFLogxK
U2 - 10.1115/DETC201885654
DO - 10.1115/DETC201885654
M3 - Conference contribution
AN - SCOPUS:85057063118
T3 - Proceedings of the ASME Design Engineering Technical Conference
BT - 44th Design Automation Conference
PB - American Society of Mechanical Engineers (ASME)
T2 - ASME 2018 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference, IDETC/CIE 2018
Y2 - 26 August 2018 through 29 August 2018
ER -