PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS.

Ramesh Harjani, Rob A. Rutenbar, L. Richard Carley

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

An organization for a knowledge-based analog circuit synthesis tool is described. Analog circuit topologies are represented as a hierarchy of functional blocks; a planning mechanism is introduced to translate performance specifications between levels in this circuit hierarchy. A prototype implementation, the OASYS op-amp synthesis system, synthesizes sized transistor schematics for simple CMOS operational amplifiers from performance specifications and process parameters, and demonstrates the workability of the approach.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
PublisherIEEE
Pages42-49
Number of pages8
ISBN (Print)0818607815
StatePublished - Jan 1 1987

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0146-7123

Fingerprint

Operational amplifiers
Analog circuits
Specifications
Electric network topology
Schematic diagrams
Transistors
Planning
Networks (circuits)

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Harjani, R., Rutenbar, R. A., & Carley, L. R. (1987). PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS. In Proceedings - Design Automation Conference (pp. 42-49). (Proceedings - Design Automation Conference). IEEE.

PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS. / Harjani, Ramesh; Rutenbar, Rob A.; Carley, L. Richard.

Proceedings - Design Automation Conference. IEEE, 1987. p. 42-49 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Harjani, R, Rutenbar, RA & Carley, LR 1987, PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS. in Proceedings - Design Automation Conference. Proceedings - Design Automation Conference, IEEE, pp. 42-49.
Harjani R, Rutenbar RA, Carley LR. PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS. In Proceedings - Design Automation Conference. IEEE. 1987. p. 42-49. (Proceedings - Design Automation Conference).
Harjani, Ramesh ; Rutenbar, Rob A. ; Carley, L. Richard. / PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS. Proceedings - Design Automation Conference. IEEE, 1987. pp. 42-49 (Proceedings - Design Automation Conference).
@inproceedings{fbf692cfc51946418586c33c4808990f,
title = "PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS.",
abstract = "An organization for a knowledge-based analog circuit synthesis tool is described. Analog circuit topologies are represented as a hierarchy of functional blocks; a planning mechanism is introduced to translate performance specifications between levels in this circuit hierarchy. A prototype implementation, the OASYS op-amp synthesis system, synthesizes sized transistor schematics for simple CMOS operational amplifiers from performance specifications and process parameters, and demonstrates the workability of the approach.",
author = "Ramesh Harjani and Rutenbar, {Rob A.} and Carley, {L. Richard}",
year = "1987",
month = "1",
day = "1",
language = "English (US)",
isbn = "0818607815",
series = "Proceedings - Design Automation Conference",
publisher = "IEEE",
pages = "42--49",
booktitle = "Proceedings - Design Automation Conference",

}

TY - GEN

T1 - PROTOTYPE FRAMEWORK FOR KNOWLEDGE-BASED ANALOG CIRCUIT SYNTHESIS.

AU - Harjani, Ramesh

AU - Rutenbar, Rob A.

AU - Carley, L. Richard

PY - 1987/1/1

Y1 - 1987/1/1

N2 - An organization for a knowledge-based analog circuit synthesis tool is described. Analog circuit topologies are represented as a hierarchy of functional blocks; a planning mechanism is introduced to translate performance specifications between levels in this circuit hierarchy. A prototype implementation, the OASYS op-amp synthesis system, synthesizes sized transistor schematics for simple CMOS operational amplifiers from performance specifications and process parameters, and demonstrates the workability of the approach.

AB - An organization for a knowledge-based analog circuit synthesis tool is described. Analog circuit topologies are represented as a hierarchy of functional blocks; a planning mechanism is introduced to translate performance specifications between levels in this circuit hierarchy. A prototype implementation, the OASYS op-amp synthesis system, synthesizes sized transistor schematics for simple CMOS operational amplifiers from performance specifications and process parameters, and demonstrates the workability of the approach.

UR - http://www.scopus.com/inward/record.url?scp=0023233563&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023233563&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023233563

SN - 0818607815

T3 - Proceedings - Design Automation Conference

SP - 42

EP - 49

BT - Proceedings - Design Automation Conference

PB - IEEE

ER -