Programmable spatiotemporal image processor chip

Viktor Gruev, Ralph Etienne-Cummings

Research output: Contribution to journalConference articlepeer-review


A 16×16 pixel pseudo general-purpose vision chip for spatiotemporal focal-plane processing is presented. The convolution of the image with programmable kernels are realized with area-efficient and real-time circuits. The chip's architecture allows the photoreceptor cells to be small and densely packed by performing all analog computations on the read-out, away from the array. The size, configuration and coefficients of the kernels can be varied on the fly. In addition to the raw intensity image, the chip outputs four processed images in parallel. The convolution is implemented with a digitally programmable analog processor, resulting in very low power consumption at high computation rates.

Original languageEnglish (US)
Pages (from-to)IV-325-IV-328
JournalProceedings - IEEE International Symposium on Circuits and Systems
StatePublished - 2000
Externally publishedYes
EventProceedings of the IEEE 2000 International Symposium on Circuits and Systems, ISCAS 2000 - Geneva, Switz, Switzerland
Duration: May 28 2000May 31 2000

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Programmable spatiotemporal image processor chip'. Together they form a unique fingerprint.

Cite this