Processor power reduction via single-isa heterogeneous multi-core architectures

Rakesh Kumar, Dean M. Tullsen, Norman P. Jouppi, Partha Ranganathan

Research output: Contribution to journalArticlepeer-review

Original languageEnglish (US)
Number of pages1
JournalIEEE Computer Architecture Letters
Volume2
Issue number1
DOIs
StatePublished - Jan 1 2003
Externally publishedYes

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this