PRISM - a design for scalable shared memory

Ekanadham Kattamuri, Beng Hong Lim, Pratap Pattnaik, Marc Snir

Research output: Contribution to conferencePaper

Abstract

PRISM is a distributed shared-memory architecture that relies on a unified hardware and operating system structure for scalable and reliable performance. It consists of multiple connected shared memory multiprocessors, each controlled by its own kernel. Hardware and software are used to support coherent global shared memory segments, on top of this distributed architecture. PRISM's hardware provides flexible management and dynamic configuration of shared memory pages with different behaviors and supports a number of Simple-COMA cache control operations. PRISM's system structure minimizes the amount of global coordination when managing shared memory. The structure also provides natural fault containment boundaries around each node.

Original languageEnglish (US)
Number of pages1
StatePublished - Dec 1 1997
Externally publishedYes
EventProceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI, USA
Duration: Oct 22 1997Oct 24 1997

Other

OtherProceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems
CityMaui, HI, USA
Period10/22/9710/24/97

Fingerprint

Data storage equipment
Computer hardware
Memory architecture
Computer operating systems
Hardware

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Kattamuri, E., Lim, B. H., Pattnaik, P., & Snir, M. (1997). PRISM - a design for scalable shared memory. Paper presented at Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, Maui, HI, USA, .

PRISM - a design for scalable shared memory. / Kattamuri, Ekanadham; Lim, Beng Hong; Pattnaik, Pratap; Snir, Marc.

1997. Paper presented at Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, Maui, HI, USA, .

Research output: Contribution to conferencePaper

Kattamuri, E, Lim, BH, Pattnaik, P & Snir, M 1997, 'PRISM - a design for scalable shared memory' Paper presented at Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, Maui, HI, USA, 10/22/97 - 10/24/97, .
Kattamuri E, Lim BH, Pattnaik P, Snir M. PRISM - a design for scalable shared memory. 1997. Paper presented at Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, Maui, HI, USA, .
Kattamuri, Ekanadham ; Lim, Beng Hong ; Pattnaik, Pratap ; Snir, Marc. / PRISM - a design for scalable shared memory. Paper presented at Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, Maui, HI, USA, .1 p.
@conference{db47c272f4f64f0fb5f165b6f6d027b9,
title = "PRISM - a design for scalable shared memory",
abstract = "PRISM is a distributed shared-memory architecture that relies on a unified hardware and operating system structure for scalable and reliable performance. It consists of multiple connected shared memory multiprocessors, each controlled by its own kernel. Hardware and software are used to support coherent global shared memory segments, on top of this distributed architecture. PRISM's hardware provides flexible management and dynamic configuration of shared memory pages with different behaviors and supports a number of Simple-COMA cache control operations. PRISM's system structure minimizes the amount of global coordination when managing shared memory. The structure also provides natural fault containment boundaries around each node.",
author = "Ekanadham Kattamuri and Lim, {Beng Hong} and Pratap Pattnaik and Marc Snir",
year = "1997",
month = "12",
day = "1",
language = "English (US)",
note = "Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems ; Conference date: 22-10-1997 Through 24-10-1997",

}

TY - CONF

T1 - PRISM - a design for scalable shared memory

AU - Kattamuri, Ekanadham

AU - Lim, Beng Hong

AU - Pattnaik, Pratap

AU - Snir, Marc

PY - 1997/12/1

Y1 - 1997/12/1

N2 - PRISM is a distributed shared-memory architecture that relies on a unified hardware and operating system structure for scalable and reliable performance. It consists of multiple connected shared memory multiprocessors, each controlled by its own kernel. Hardware and software are used to support coherent global shared memory segments, on top of this distributed architecture. PRISM's hardware provides flexible management and dynamic configuration of shared memory pages with different behaviors and supports a number of Simple-COMA cache control operations. PRISM's system structure minimizes the amount of global coordination when managing shared memory. The structure also provides natural fault containment boundaries around each node.

AB - PRISM is a distributed shared-memory architecture that relies on a unified hardware and operating system structure for scalable and reliable performance. It consists of multiple connected shared memory multiprocessors, each controlled by its own kernel. Hardware and software are used to support coherent global shared memory segments, on top of this distributed architecture. PRISM's hardware provides flexible management and dynamic configuration of shared memory pages with different behaviors and supports a number of Simple-COMA cache control operations. PRISM's system structure minimizes the amount of global coordination when managing shared memory. The structure also provides natural fault containment boundaries around each node.

UR - http://www.scopus.com/inward/record.url?scp=0031365715&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031365715&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0031365715

ER -