Practical methodology for the extraction of SEED models

Collin Reiman, Nicholas Thomson, Yang Xiu, Robert Mertens, Elyse Rosenbaum

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A custom test board facilitates TLP characterization of the external pins of an integrated circuit. Models extracted from the data are used to simulate the pin-level response of the IC to an IEC 61000-4-2 discharge. ESD gun zaps are applied to the test board; simulated and measured waveforms are compared.

Original languageEnglish (US)
Title of host publicationElectrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015
PublisherESD Association
ISBN (Electronic)1585372722, 9781585372737
StatePublished - Oct 30 2015
Event37th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2015 - Reno, United States
Duration: Sep 27 2015Oct 2 2015

Publication series

NameElectrical Overstress/Electrostatic Discharge Symposium Proceedings
Volume2015-October
ISSN (Print)0739-5159

Other

Other37th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2015
CountryUnited States
CityReno
Period9/27/1510/2/15

Fingerprint

Integrated circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Reiman, C., Thomson, N., Xiu, Y., Mertens, R., & Rosenbaum, E. (2015). Practical methodology for the extraction of SEED models. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015 (Electrical Overstress/Electrostatic Discharge Symposium Proceedings; Vol. 2015-October). ESD Association.

Practical methodology for the extraction of SEED models. / Reiman, Collin; Thomson, Nicholas; Xiu, Yang; Mertens, Robert; Rosenbaum, Elyse.

Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. ESD Association, 2015. (Electrical Overstress/Electrostatic Discharge Symposium Proceedings; Vol. 2015-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Reiman, C, Thomson, N, Xiu, Y, Mertens, R & Rosenbaum, E 2015, Practical methodology for the extraction of SEED models. in Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, vol. 2015-October, ESD Association, 37th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2015, Reno, United States, 9/27/15.
Reiman C, Thomson N, Xiu Y, Mertens R, Rosenbaum E. Practical methodology for the extraction of SEED models. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. ESD Association. 2015. (Electrical Overstress/Electrostatic Discharge Symposium Proceedings).
Reiman, Collin ; Thomson, Nicholas ; Xiu, Yang ; Mertens, Robert ; Rosenbaum, Elyse. / Practical methodology for the extraction of SEED models. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. ESD Association, 2015. (Electrical Overstress/Electrostatic Discharge Symposium Proceedings).
@inproceedings{7b1d7734a21249ef8951d28b6e8286cc,
title = "Practical methodology for the extraction of SEED models",
abstract = "A custom test board facilitates TLP characterization of the external pins of an integrated circuit. Models extracted from the data are used to simulate the pin-level response of the IC to an IEC 61000-4-2 discharge. ESD gun zaps are applied to the test board; simulated and measured waveforms are compared.",
author = "Collin Reiman and Nicholas Thomson and Yang Xiu and Robert Mertens and Elyse Rosenbaum",
year = "2015",
month = "10",
day = "30",
language = "English (US)",
series = "Electrical Overstress/Electrostatic Discharge Symposium Proceedings",
publisher = "ESD Association",
booktitle = "Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015",

}

TY - GEN

T1 - Practical methodology for the extraction of SEED models

AU - Reiman, Collin

AU - Thomson, Nicholas

AU - Xiu, Yang

AU - Mertens, Robert

AU - Rosenbaum, Elyse

PY - 2015/10/30

Y1 - 2015/10/30

N2 - A custom test board facilitates TLP characterization of the external pins of an integrated circuit. Models extracted from the data are used to simulate the pin-level response of the IC to an IEC 61000-4-2 discharge. ESD gun zaps are applied to the test board; simulated and measured waveforms are compared.

AB - A custom test board facilitates TLP characterization of the external pins of an integrated circuit. Models extracted from the data are used to simulate the pin-level response of the IC to an IEC 61000-4-2 discharge. ESD gun zaps are applied to the test board; simulated and measured waveforms are compared.

UR - http://www.scopus.com/inward/record.url?scp=84960194718&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84960194718&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84960194718

T3 - Electrical Overstress/Electrostatic Discharge Symposium Proceedings

BT - Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015

PB - ESD Association

ER -