Abstract
A method includes generating gate-level activity information of a processor design for all possible executions of a target application for any possible inputs to the target application. The method includes performing a constrained timing analysis on the processor design based on the gate-level activity information to determine a minimum operating voltage for executing the target application on the processor.
Original language | English (US) |
---|---|
U.S. patent number | 10866630 |
State | Published - Dec 15 2020 |