Planar VLS grown GaAs nanowire array based HEMTs

Xin Miao, Xiuling Li

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In order to suppress short channel effects as gate length of field effect transistors (FETs) continues to downscale, multi-gate FETs and nanowire FETs (NW-FETs) are poised to replace traditional planar devices. Top-down defined NW-FETs are susceptible to etching damages and the size of which is limited by lithography. Bottom-up self-assembled III-V NWs are particularly interesting because of the simplicity in processing which doesn't require lithography and chemical etching, potentially smaller feature sizes than defined by lithography and inherent high carrier mobility. However, there are three main challenges of realizing bottom-up grown NW-FET based circuits including: controllability of NW growth direction and positioning; uniformity of NW electrical property; and compatibility with planar processing.

Original languageEnglish (US)
Title of host publication2011 International Semiconductor Device Research Symposium, ISDRS 2011
DOIs
StatePublished - Dec 1 2011
Event2011 International Semiconductor Device Research Symposium, ISDRS 2011 - College Park, MD, United States
Duration: Dec 7 2011Dec 9 2011

Publication series

Name2011 International Semiconductor Device Research Symposium, ISDRS 2011

Other

Other2011 International Semiconductor Device Research Symposium, ISDRS 2011
CountryUnited States
CityCollege Park, MD
Period12/7/1112/9/11

Fingerprint

High electron mobility transistors
Field effect transistors
Nanowires
Lithography
Etching
Gates (transistor)
Carrier mobility
Processing
Controllability
Electric properties
Networks (circuits)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Miao, X., & Li, X. (2011). Planar VLS grown GaAs nanowire array based HEMTs. In 2011 International Semiconductor Device Research Symposium, ISDRS 2011 [6135169] (2011 International Semiconductor Device Research Symposium, ISDRS 2011). https://doi.org/10.1109/ISDRS.2011.6135169

Planar VLS grown GaAs nanowire array based HEMTs. / Miao, Xin; Li, Xiuling.

2011 International Semiconductor Device Research Symposium, ISDRS 2011. 2011. 6135169 (2011 International Semiconductor Device Research Symposium, ISDRS 2011).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Miao, X & Li, X 2011, Planar VLS grown GaAs nanowire array based HEMTs. in 2011 International Semiconductor Device Research Symposium, ISDRS 2011., 6135169, 2011 International Semiconductor Device Research Symposium, ISDRS 2011, 2011 International Semiconductor Device Research Symposium, ISDRS 2011, College Park, MD, United States, 12/7/11. https://doi.org/10.1109/ISDRS.2011.6135169
Miao X, Li X. Planar VLS grown GaAs nanowire array based HEMTs. In 2011 International Semiconductor Device Research Symposium, ISDRS 2011. 2011. 6135169. (2011 International Semiconductor Device Research Symposium, ISDRS 2011). https://doi.org/10.1109/ISDRS.2011.6135169
Miao, Xin ; Li, Xiuling. / Planar VLS grown GaAs nanowire array based HEMTs. 2011 International Semiconductor Device Research Symposium, ISDRS 2011. 2011. (2011 International Semiconductor Device Research Symposium, ISDRS 2011).
@inproceedings{0ba2737850e044378a99376157e06363,
title = "Planar VLS grown GaAs nanowire array based HEMTs",
abstract = "In order to suppress short channel effects as gate length of field effect transistors (FETs) continues to downscale, multi-gate FETs and nanowire FETs (NW-FETs) are poised to replace traditional planar devices. Top-down defined NW-FETs are susceptible to etching damages and the size of which is limited by lithography. Bottom-up self-assembled III-V NWs are particularly interesting because of the simplicity in processing which doesn't require lithography and chemical etching, potentially smaller feature sizes than defined by lithography and inherent high carrier mobility. However, there are three main challenges of realizing bottom-up grown NW-FET based circuits including: controllability of NW growth direction and positioning; uniformity of NW electrical property; and compatibility with planar processing.",
author = "Xin Miao and Xiuling Li",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/ISDRS.2011.6135169",
language = "English (US)",
isbn = "9781457717550",
series = "2011 International Semiconductor Device Research Symposium, ISDRS 2011",
booktitle = "2011 International Semiconductor Device Research Symposium, ISDRS 2011",

}

TY - GEN

T1 - Planar VLS grown GaAs nanowire array based HEMTs

AU - Miao, Xin

AU - Li, Xiuling

PY - 2011/12/1

Y1 - 2011/12/1

N2 - In order to suppress short channel effects as gate length of field effect transistors (FETs) continues to downscale, multi-gate FETs and nanowire FETs (NW-FETs) are poised to replace traditional planar devices. Top-down defined NW-FETs are susceptible to etching damages and the size of which is limited by lithography. Bottom-up self-assembled III-V NWs are particularly interesting because of the simplicity in processing which doesn't require lithography and chemical etching, potentially smaller feature sizes than defined by lithography and inherent high carrier mobility. However, there are three main challenges of realizing bottom-up grown NW-FET based circuits including: controllability of NW growth direction and positioning; uniformity of NW electrical property; and compatibility with planar processing.

AB - In order to suppress short channel effects as gate length of field effect transistors (FETs) continues to downscale, multi-gate FETs and nanowire FETs (NW-FETs) are poised to replace traditional planar devices. Top-down defined NW-FETs are susceptible to etching damages and the size of which is limited by lithography. Bottom-up self-assembled III-V NWs are particularly interesting because of the simplicity in processing which doesn't require lithography and chemical etching, potentially smaller feature sizes than defined by lithography and inherent high carrier mobility. However, there are three main challenges of realizing bottom-up grown NW-FET based circuits including: controllability of NW growth direction and positioning; uniformity of NW electrical property; and compatibility with planar processing.

UR - http://www.scopus.com/inward/record.url?scp=84863157591&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863157591&partnerID=8YFLogxK

U2 - 10.1109/ISDRS.2011.6135169

DO - 10.1109/ISDRS.2011.6135169

M3 - Conference contribution

AN - SCOPUS:84863157591

SN - 9781457717550

T3 - 2011 International Semiconductor Device Research Symposium, ISDRS 2011

BT - 2011 International Semiconductor Device Research Symposium, ISDRS 2011

ER -