Performance-driven mapping for CPLD architectures

Deming Chen, Jason Cong, Milos Ercegovac, Zhijun Huang

Research output: Contribution to journalArticlepeer-review


We present a performance-driven programmable logic array mapping algorithm (PLAmap) for complex programmable logic device architecture consisting of a large number of PLA-style logic cells. The primary objective of the algorithm is to minimize the depth of the mapped circuit. We also develop several techniques for area reduction, including threshold control of PLA fanouts and product terms, slack-time relaxation, and PLA packing. We compare PLAmap with a previous algorithm TEMPLA (Anderson and Brown 1998) and a commercial tool Altera Multiple Array MatriX (MAX) + PLUS II (Altera Corporation 2000) using Microelectronics Center of North Carolina (MCNC) benchmark circuits. With a relatively small area overhead, PLAmap reduces circuit depth by 50% compared to TEMPLA and reduces circuit delay by 48% compared to MAX + PLUS II v9.6.

Original languageEnglish (US)
Pages (from-to)1424-1431
Number of pages8
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Issue number10
StatePublished - Oct 2003
Externally publishedYes


  • Complex programmable logic device (CPLD) architecture
  • Technology mapping

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering


Dive into the research topics of 'Performance-driven mapping for CPLD architectures'. Together they form a unique fingerprint.

Cite this