Parallel Pipeline on Heterogeneous Multi-processing Architectures

Andres Rodriguez, Angeles Navarro, Rafael Asenjo, Antonio Vilches, Francisco Corbera, Maria Jesus Garzaran

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We address the problem of providing support for executing single streaming applications implemented as a pipeline of stages that run on heterogeneous chips comprised of several cores and one on-chip GPU. In this paper, we present an API that allows the user to specify the type of parallelism exploited by each pipeline stage running on the CPU multicore, the mapping of the pipeline stages to the devices (GPU or CPU), and the number of active threads. Using as case of study a real streaming application, we evaluate how these parameters affect the performance and energy efficiency of a heterogeneous on-chip processor (Exynos 5 Octa) that has three different computational cores: a GPU, an A15 quad-core and an A7 quad-core. We also explore some memory optimizations and find that while their performance impact depends on the granularity type, they usually reduce energy consumption.

Original languageEnglish (US)
Title of host publicationProceedings - 13th IEEE International Symposium on Parallel and Distributed Processing with Applications, ISPA 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages166-171
Number of pages6
ISBN (Electronic)9781467379519
DOIs
StatePublished - Dec 2 2015
Event14th IEEE International Conference on Trust, Security and Privacy in Computing and Communications, TrustCom 2015 - Helsinki, Finland
Duration: Aug 20 2015Aug 22 2015

Publication series

NameProceedings - 14th IEEE International Conference on Trust, Security and Privacy in Computing and Communications, TrustCom 2015
Volume3

Other

Other14th IEEE International Conference on Trust, Security and Privacy in Computing and Communications, TrustCom 2015
CountryFinland
CityHelsinki
Period8/20/158/22/15

Keywords

  • Heterogeneous chips
  • On-chip GPU
  • Performance-Energy efficiency
  • Pipeline pattern

ASJC Scopus subject areas

  • Computer Networks and Communications

Fingerprint Dive into the research topics of 'Parallel Pipeline on Heterogeneous Multi-processing Architectures'. Together they form a unique fingerprint.

Cite this