Abstract
Since the first release in 2015, OpenTimer v1 has been used in many industrial and academic projects for analyzing the timing of custom designs. After four-year research and developments, we have announced OpenTimer v2 – a major release that efficiently supports: (1) a new task-based parallel incremental timing analysis engine to break through the performance bottleneck of existing loop-based methods, (2) a new application programming interface (API) concept to exploit high degrees of parallelisms, (3) an enhanced support for industry standard design formats to improve user experience. Compared with OpenTimer v1, we rearchitect v2 with modern C++ programming language and advanced parallel computing techniques to largely improve the tool performance and usability. For a particular example, OpenTimer v2 achieved up to 5.33× speed-up over v1 in incremental timing, and scaled higher with increasing cores. Our contributions include both technical innovations and engineering knowledge that are open and accessible to promote timing research in the community.
Original language | English (US) |
---|---|
Journal | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
DOIs | |
State | Accepted/In press - 2020 |
Keywords
- Logic gates
- Optimization
- Parallel processing
- Pins
- Task analysis
- Timing
- Tools
ASJC Scopus subject areas
- Software
- Computer Graphics and Computer-Aided Design
- Electrical and Electronic Engineering