On process-aware 1-D standard cell design

Hongbo Zhang, Martin D F Wong, Kai Yuan Chao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

When VLSI technology scales down to sub-40nm process node, systematic variation introduced by the lithography is a persistent challenge to the manufacturability. The limitation of the resolution enhancement technologies (RETs) forces people to adopt a regular cell design methodology. In this paper, targeted on 1-D cell design, we use simulation data to analyze the relationship between the line-end gap distribution and printability. Based on the gap distribution preferences, an optimal algorithm is provided to efficiently extend the line ends and insert dummies, which will significantly improve the gap distribution and help printability. Experimental results on 45nm and 32nm processes show that significant improvement can be obtained on edge placement error (EPE).

Original languageEnglish (US)
Title of host publication2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
Pages838-842
Number of pages5
DOIs
StatePublished - Apr 28 2010
Event2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 - Taipei, Taiwan, Province of China
Duration: Jan 18 2010Jan 21 2010

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
CountryTaiwan, Province of China
CityTaipei
Period1/18/101/21/10

Fingerprint

Lithography

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Zhang, H., Wong, M. D. F., & Chao, K. Y. (2010). On process-aware 1-D standard cell design. In 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 (pp. 838-842). [5419686] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2010.5419686

On process-aware 1-D standard cell design. / Zhang, Hongbo; Wong, Martin D F; Chao, Kai Yuan.

2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. p. 838-842 5419686 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhang, H, Wong, MDF & Chao, KY 2010, On process-aware 1-D standard cell design. in 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010., 5419686, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 838-842, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, Province of China, 1/18/10. https://doi.org/10.1109/ASPDAC.2010.5419686
Zhang H, Wong MDF, Chao KY. On process-aware 1-D standard cell design. In 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. p. 838-842. 5419686. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2010.5419686
Zhang, Hongbo ; Wong, Martin D F ; Chao, Kai Yuan. / On process-aware 1-D standard cell design. 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. pp. 838-842 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{8c1deae03b404ee4ba33e22e3e36ed0a,
title = "On process-aware 1-D standard cell design",
abstract = "When VLSI technology scales down to sub-40nm process node, systematic variation introduced by the lithography is a persistent challenge to the manufacturability. The limitation of the resolution enhancement technologies (RETs) forces people to adopt a regular cell design methodology. In this paper, targeted on 1-D cell design, we use simulation data to analyze the relationship between the line-end gap distribution and printability. Based on the gap distribution preferences, an optimal algorithm is provided to efficiently extend the line ends and insert dummies, which will significantly improve the gap distribution and help printability. Experimental results on 45nm and 32nm processes show that significant improvement can be obtained on edge placement error (EPE).",
author = "Hongbo Zhang and Wong, {Martin D F} and Chao, {Kai Yuan}",
year = "2010",
month = "4",
day = "28",
doi = "10.1109/ASPDAC.2010.5419686",
language = "English (US)",
isbn = "9781424457656",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
pages = "838--842",
booktitle = "2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010",

}

TY - GEN

T1 - On process-aware 1-D standard cell design

AU - Zhang, Hongbo

AU - Wong, Martin D F

AU - Chao, Kai Yuan

PY - 2010/4/28

Y1 - 2010/4/28

N2 - When VLSI technology scales down to sub-40nm process node, systematic variation introduced by the lithography is a persistent challenge to the manufacturability. The limitation of the resolution enhancement technologies (RETs) forces people to adopt a regular cell design methodology. In this paper, targeted on 1-D cell design, we use simulation data to analyze the relationship between the line-end gap distribution and printability. Based on the gap distribution preferences, an optimal algorithm is provided to efficiently extend the line ends and insert dummies, which will significantly improve the gap distribution and help printability. Experimental results on 45nm and 32nm processes show that significant improvement can be obtained on edge placement error (EPE).

AB - When VLSI technology scales down to sub-40nm process node, systematic variation introduced by the lithography is a persistent challenge to the manufacturability. The limitation of the resolution enhancement technologies (RETs) forces people to adopt a regular cell design methodology. In this paper, targeted on 1-D cell design, we use simulation data to analyze the relationship between the line-end gap distribution and printability. Based on the gap distribution preferences, an optimal algorithm is provided to efficiently extend the line ends and insert dummies, which will significantly improve the gap distribution and help printability. Experimental results on 45nm and 32nm processes show that significant improvement can be obtained on edge placement error (EPE).

UR - http://www.scopus.com/inward/record.url?scp=77951234300&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951234300&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2010.5419686

DO - 10.1109/ASPDAC.2010.5419686

M3 - Conference contribution

AN - SCOPUS:77951234300

SN - 9781424457656

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 838

EP - 842

BT - 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010

ER -