On-Chip ESD Protection for Multi-Gbps Automotive Serial IO in a 16-nm FinFET Process

Shudong Huang, Srivatsan Parthasarathy, Yuanzhong Zhou, Jean Jacques Hajjar, Elyse Rosenbaum

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This work presents an on-chip ESD protection architecture for high-speed automotive SerDes receivers. The ESD protection, composed of primary, secondary and auxiliary clamps, is designed to withstand system-level ESD stress. The primary protection is provided by a bidirectional SCR that can sink 15 A of 100-ns TLP current. Impedance matching and bandwidth extension are achieved by integrating the ESD protection with a T-coil circuit.

Original languageEnglish (US)
Title of host publicationElectrical Overstress/Electrostatic Discharge Symposium Proceedings 2024, EOS/ESD 2024
PublisherESD Association
ISBN (Electronic)9781585373536
DOIs
StatePublished - 2024
Event46th Annual Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2024 - Reno, United States
Duration: Sep 16 2024Sep 18 2024

Publication series

NameElectrical Overstress/Electrostatic Discharge Symposium Proceedings
ISSN (Print)0739-5159

Conference

Conference46th Annual Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2024
Country/TerritoryUnited States
CityReno
Period9/16/249/18/24

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'On-Chip ESD Protection for Multi-Gbps Automotive Serial IO in a 16-nm FinFET Process'. Together they form a unique fingerprint.

Cite this