We describe a new constraint-driven stacking algorithm for diffusion area minimization of CMOS circuits. It employs an Eulerian trail finding algorithm that can satisfy analog-specific performance constraints. Our technique is superior to other published approaches both in terms of its time complexity and in the optimality of the stacks it produces. For a circuit with n transistors, the time complexity is O(n). All performance constraints are satisfied and, for a certain class of circuits, optimum stacking is guaranteed.
|Original language||English (US)|
|Number of pages||6|
|Journal||Proceedings - Design Automation Conference|
|State||Published - 1996|
ASJC Scopus subject areas
- Hardware and Architecture
- Control and Systems Engineering