Abstract
This paper elucidates the roles of substrate majority and minority carriers in triggering external latchup, where the term external signifies that the substrate current injection occurs at a location away from the p-n-p-n structure. Circuit-level models are presented that allow one to identify the worst case testing condition and to simulate the value of the latchup trigger current. The model captures the effect of guard rings. The simulation results are compared to measurement results, and good agreement is observed, for a variety of CMOS technologies.
Original language | English (US) |
---|---|
Article number | 5875872 |
Pages (from-to) | 417-425 |
Number of pages | 9 |
Journal | IEEE Transactions on Device and Materials Reliability |
Volume | 11 |
Issue number | 3 |
DOIs | |
State | Published - Sep 2011 |
Keywords
- Circuit models
- guard rings (GRs)
- latchup
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Safety, Risk, Reliability and Quality
- Electrical and Electronic Engineering