Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links

Ganesh Balamurugan, Naresh R Shanbhag

Research output: Contribution to conferencePaper

Abstract

Jitter significantly limits the maximum achievable data rates (MADR) over high-speed source-synchronous I/O links. In this paper, we present a simple model that comprehends transmitter and receiver jitter in a source-synchronous I/O link. We show that the channel can have a significant impact on transmit jitter at high data rates, resulting in 1.1X-3.8X jitter amplification for typical cases. We quantify the performance degradation of transmit/receive equalization and multi-level modulation schemes, due to jitter in high-speed I/O links. We present two design techniques to mitigate the effect of jitter on performance - transmission of a slower source-synchronous clock, and jitter equalization. Both techniques can improve MADR by 13% when signaling over a 20 inches FR4 channel.

Original languageEnglish (US)
Pages254-260
Number of pages7
StatePublished - Dec 2 2003
EventProceedings: 21st International Conference on Computer Design ICCD 2003 - San Jose, CA, United States
Duration: Oct 13 2003Oct 15 2003

Other

OtherProceedings: 21st International Conference on Computer Design ICCD 2003
CountryUnited States
CitySan Jose, CA
Period10/13/0310/15/03

Fingerprint

Jitter
Amplification
Clocks
Transmitters
Modulation
Degradation

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Balamurugan, G., & Shanbhag, N. R. (2003). Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links. 254-260. Paper presented at Proceedings: 21st International Conference on Computer Design ICCD 2003, San Jose, CA, United States.

Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links. / Balamurugan, Ganesh; Shanbhag, Naresh R.

2003. 254-260 Paper presented at Proceedings: 21st International Conference on Computer Design ICCD 2003, San Jose, CA, United States.

Research output: Contribution to conferencePaper

Balamurugan, G & Shanbhag, NR 2003, 'Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links' Paper presented at Proceedings: 21st International Conference on Computer Design ICCD 2003, San Jose, CA, United States, 10/13/03 - 10/15/03, pp. 254-260.
Balamurugan G, Shanbhag NR. Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links. 2003. Paper presented at Proceedings: 21st International Conference on Computer Design ICCD 2003, San Jose, CA, United States.
Balamurugan, Ganesh ; Shanbhag, Naresh R. / Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links. Paper presented at Proceedings: 21st International Conference on Computer Design ICCD 2003, San Jose, CA, United States.7 p.
@conference{bb748dac295645168dd9749ce7c449ee,
title = "Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links",
abstract = "Jitter significantly limits the maximum achievable data rates (MADR) over high-speed source-synchronous I/O links. In this paper, we present a simple model that comprehends transmitter and receiver jitter in a source-synchronous I/O link. We show that the channel can have a significant impact on transmit jitter at high data rates, resulting in 1.1X-3.8X jitter amplification for typical cases. We quantify the performance degradation of transmit/receive equalization and multi-level modulation schemes, due to jitter in high-speed I/O links. We present two design techniques to mitigate the effect of jitter on performance - transmission of a slower source-synchronous clock, and jitter equalization. Both techniques can improve MADR by 13{\%} when signaling over a 20 inches FR4 channel.",
author = "Ganesh Balamurugan and Shanbhag, {Naresh R}",
year = "2003",
month = "12",
day = "2",
language = "English (US)",
pages = "254--260",
note = "Proceedings: 21st International Conference on Computer Design ICCD 2003 ; Conference date: 13-10-2003 Through 15-10-2003",

}

TY - CONF

T1 - Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links

AU - Balamurugan, Ganesh

AU - Shanbhag, Naresh R

PY - 2003/12/2

Y1 - 2003/12/2

N2 - Jitter significantly limits the maximum achievable data rates (MADR) over high-speed source-synchronous I/O links. In this paper, we present a simple model that comprehends transmitter and receiver jitter in a source-synchronous I/O link. We show that the channel can have a significant impact on transmit jitter at high data rates, resulting in 1.1X-3.8X jitter amplification for typical cases. We quantify the performance degradation of transmit/receive equalization and multi-level modulation schemes, due to jitter in high-speed I/O links. We present two design techniques to mitigate the effect of jitter on performance - transmission of a slower source-synchronous clock, and jitter equalization. Both techniques can improve MADR by 13% when signaling over a 20 inches FR4 channel.

AB - Jitter significantly limits the maximum achievable data rates (MADR) over high-speed source-synchronous I/O links. In this paper, we present a simple model that comprehends transmitter and receiver jitter in a source-synchronous I/O link. We show that the channel can have a significant impact on transmit jitter at high data rates, resulting in 1.1X-3.8X jitter amplification for typical cases. We quantify the performance degradation of transmit/receive equalization and multi-level modulation schemes, due to jitter in high-speed I/O links. We present two design techniques to mitigate the effect of jitter on performance - transmission of a slower source-synchronous clock, and jitter equalization. Both techniques can improve MADR by 13% when signaling over a 20 inches FR4 channel.

UR - http://www.scopus.com/inward/record.url?scp=0344119455&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0344119455&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0344119455

SP - 254

EP - 260

ER -