Machine learning on FPGAs to face the IoT revolution

Xiaofan Zhang, Anand Ramachandran, Chuanhao Zhuge, Di He, Wei Zuo, Zuofu Cheng, Kyle Rupnow, Deming Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

FPGAs have been rapidly adopted for acceleration of Deep Neural Networks (DNNs) with improved latency and energy efficiency compared to CPU and GPU-based implementations. High-level synthesis (HLS) is an effective design flow for DNNs due to improved productivity, debugging, and design space exploration ability. However, optimizing large neural networks under resource constraints for FPGAs is still a key challenge. In this paper, we present a series of effective design techniques for implementing DNNs on FPGAs with high performance and energy efficiency. These include the use of configurable DNN IPs, performance and resource modeling, resource allocation across DNN layers, and DNN reduction and re-training. We showcase several design solutions including Long-term Recurrent Convolution Network (LRCN) for video captioning, Inception module for FaceNet face recognition, as well as Long Short-Term Memory (LSTM) for sound recognition. These and other similar DNN solutions are ideal implementations to be deployed in vision or sound based IoT applications.

Original languageEnglish (US)
Title of host publication2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages819-826
Number of pages8
ISBN (Electronic)9781538630938
DOIs
StatePublished - Dec 13 2017
Event36th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017 - Irvine, United States
Duration: Nov 13 2017Nov 16 2017

Publication series

NameIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
Volume2017-November
ISSN (Print)1092-3152

Other

Other36th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017
CountryUnited States
CityIrvine
Period11/13/1711/16/17

Fingerprint

Learning systems
Field programmable gate arrays (FPGA)
Energy efficiency
Acoustic waves
Network layers
Face recognition
Deep neural networks
Internet of things
Convolution
Resource allocation
Program processors
Productivity
Neural networks

Keywords

  • FPGAs
  • Internet of Things
  • Machine Learning

ASJC Scopus subject areas

  • Software
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Zhang, X., Ramachandran, A., Zhuge, C., He, D., Zuo, W., Cheng, Z., ... Chen, D. (2017). Machine learning on FPGAs to face the IoT revolution. In 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017 (pp. 819-826). (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; Vol. 2017-November). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCAD.2017.8203862

Machine learning on FPGAs to face the IoT revolution. / Zhang, Xiaofan; Ramachandran, Anand; Zhuge, Chuanhao; He, Di; Zuo, Wei; Cheng, Zuofu; Rupnow, Kyle; Chen, Deming.

2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 819-826 (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; Vol. 2017-November).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhang, X, Ramachandran, A, Zhuge, C, He, D, Zuo, W, Cheng, Z, Rupnow, K & Chen, D 2017, Machine learning on FPGAs to face the IoT revolution. in 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, vol. 2017-November, Institute of Electrical and Electronics Engineers Inc., pp. 819-826, 36th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017, Irvine, United States, 11/13/17. https://doi.org/10.1109/ICCAD.2017.8203862
Zhang X, Ramachandran A, Zhuge C, He D, Zuo W, Cheng Z et al. Machine learning on FPGAs to face the IoT revolution. In 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 819-826. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD). https://doi.org/10.1109/ICCAD.2017.8203862
Zhang, Xiaofan ; Ramachandran, Anand ; Zhuge, Chuanhao ; He, Di ; Zuo, Wei ; Cheng, Zuofu ; Rupnow, Kyle ; Chen, Deming. / Machine learning on FPGAs to face the IoT revolution. 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 819-826 (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).
@inproceedings{fbb20e9cebff4d968cf6f4eb02690a73,
title = "Machine learning on FPGAs to face the IoT revolution",
abstract = "FPGAs have been rapidly adopted for acceleration of Deep Neural Networks (DNNs) with improved latency and energy efficiency compared to CPU and GPU-based implementations. High-level synthesis (HLS) is an effective design flow for DNNs due to improved productivity, debugging, and design space exploration ability. However, optimizing large neural networks under resource constraints for FPGAs is still a key challenge. In this paper, we present a series of effective design techniques for implementing DNNs on FPGAs with high performance and energy efficiency. These include the use of configurable DNN IPs, performance and resource modeling, resource allocation across DNN layers, and DNN reduction and re-training. We showcase several design solutions including Long-term Recurrent Convolution Network (LRCN) for video captioning, Inception module for FaceNet face recognition, as well as Long Short-Term Memory (LSTM) for sound recognition. These and other similar DNN solutions are ideal implementations to be deployed in vision or sound based IoT applications.",
keywords = "FPGAs, Internet of Things, Machine Learning",
author = "Xiaofan Zhang and Anand Ramachandran and Chuanhao Zhuge and Di He and Wei Zuo and Zuofu Cheng and Kyle Rupnow and Deming Chen",
year = "2017",
month = "12",
day = "13",
doi = "10.1109/ICCAD.2017.8203862",
language = "English (US)",
series = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "819--826",
booktitle = "2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017",
address = "United States",

}

TY - GEN

T1 - Machine learning on FPGAs to face the IoT revolution

AU - Zhang, Xiaofan

AU - Ramachandran, Anand

AU - Zhuge, Chuanhao

AU - He, Di

AU - Zuo, Wei

AU - Cheng, Zuofu

AU - Rupnow, Kyle

AU - Chen, Deming

PY - 2017/12/13

Y1 - 2017/12/13

N2 - FPGAs have been rapidly adopted for acceleration of Deep Neural Networks (DNNs) with improved latency and energy efficiency compared to CPU and GPU-based implementations. High-level synthesis (HLS) is an effective design flow for DNNs due to improved productivity, debugging, and design space exploration ability. However, optimizing large neural networks under resource constraints for FPGAs is still a key challenge. In this paper, we present a series of effective design techniques for implementing DNNs on FPGAs with high performance and energy efficiency. These include the use of configurable DNN IPs, performance and resource modeling, resource allocation across DNN layers, and DNN reduction and re-training. We showcase several design solutions including Long-term Recurrent Convolution Network (LRCN) for video captioning, Inception module for FaceNet face recognition, as well as Long Short-Term Memory (LSTM) for sound recognition. These and other similar DNN solutions are ideal implementations to be deployed in vision or sound based IoT applications.

AB - FPGAs have been rapidly adopted for acceleration of Deep Neural Networks (DNNs) with improved latency and energy efficiency compared to CPU and GPU-based implementations. High-level synthesis (HLS) is an effective design flow for DNNs due to improved productivity, debugging, and design space exploration ability. However, optimizing large neural networks under resource constraints for FPGAs is still a key challenge. In this paper, we present a series of effective design techniques for implementing DNNs on FPGAs with high performance and energy efficiency. These include the use of configurable DNN IPs, performance and resource modeling, resource allocation across DNN layers, and DNN reduction and re-training. We showcase several design solutions including Long-term Recurrent Convolution Network (LRCN) for video captioning, Inception module for FaceNet face recognition, as well as Long Short-Term Memory (LSTM) for sound recognition. These and other similar DNN solutions are ideal implementations to be deployed in vision or sound based IoT applications.

KW - FPGAs

KW - Internet of Things

KW - Machine Learning

UR - http://www.scopus.com/inward/record.url?scp=85043494417&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85043494417&partnerID=8YFLogxK

U2 - 10.1109/ICCAD.2017.8203862

DO - 10.1109/ICCAD.2017.8203862

M3 - Conference contribution

AN - SCOPUS:85043494417

T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

SP - 819

EP - 826

BT - 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -