LRoute: A delay minimal router for hierarchical CPLDs

K. K. Lee, Martin D F Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes LRoute, a novel router for the popular and scalable hierarchical Complex Programmable Logic Devoices (CPLDs). CPLD routing has constraints om routing topologies due to architectural limitations and performance considerations. These constraints make the problem quite different from FPGA routing and render the routing problem more complicated. Extensions of popular FPGA routers like the maze router performs poorly on such CPLDs. There is also little published work on CPLD routing. LRoute uses a different paradigm based on the Lagrangian Relaxation framework in the theory of mathematical programming. It respects the topology constraints imposed and routes a circuit with minimum delay. We tested this router on a set of industry problems that commercial software failed to route. Our router was able to route all of them very quickly.

Original languageEnglish (US)
Title of host publicationACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA
Pages12-20
Number of pages9
StatePublished - 2001
Externally publishedYes
Event2001 ACM/SIGDA 9th International Sysmposium on Field Programmable Gate Arrays (FPGA 2001) - Monterrey, CA, United States
Duration: Feb 11 2001Feb 13 2001

Other

Other2001 ACM/SIGDA 9th International Sysmposium on Field Programmable Gate Arrays (FPGA 2001)
CountryUnited States
CityMonterrey, CA
Period2/11/012/13/01

Keywords

  • Complex Programmable Logic Devices
  • Hierarchical Model
  • Lagrangian Relaxation
  • Routing

ASJC Scopus subject areas

  • Computer Science(all)

Fingerprint Dive into the research topics of 'LRoute: A delay minimal router for hierarchical CPLDs'. Together they form a unique fingerprint.

  • Cite this

    Lee, K. K., & Wong, M. D. F. (2001). LRoute: A delay minimal router for hierarchical CPLDs. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA (pp. 12-20)