Low-Power High-Level Synthesis for FPGA Architectures

Deming Chen, Jason Gong, Yiping Fan

Research output: Contribution to journalConference article

Abstract

This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estimator closely reflects both dynamic and static power contributed by various FPGA components in 0.1um technology. The power estimation error is 16.2% on average. Second, we present a low power high level synthesis system, named LOPASS, for FPGA designs. It includes two algorithms for power consumption reduction: (i) a simulated annealing engine that carries out resource selection, function unit binding, scheduling, register binding, and data path generation simultaneously to effectively reduce power; (ii) an enhanced weighted bipartite matching algorithm that is able to reduce the total amount of MUX ports by 22.7%. Experimental results show that LOPASS is able to reduce power consumption by 35.8% compared to the results of Synopsys' Behavioral Compiler.

Original languageEnglish (US)
Pages (from-to)134-139
Number of pages6
JournalProceedings of the International Symposium on Low Power Electronics and Design
StatePublished - Dec 1 2003
Externally publishedYes
EventProceedings of the 2003 International Symposium on Low Power Electronics and Design, (ISLPED'03) - Seoul, Korea, Republic of
Duration: Aug 25 2003Aug 27 2003

Keywords

  • Data path optimization
  • FPGA power reduction
  • RT-level power estimation

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Low-Power High-Level Synthesis for FPGA Architectures'. Together they form a unique fingerprint.

  • Cite this